Nexperia 74LVC74APW,118 2 Flip Flop IC 74LVC, D Type, 14-Pin TSSOP

Bulk discount available

Subtotal (1 pack of 50 units)*

£6.55

(exc. VAT)

£7.85

(inc. VAT)

Add to Basket
Select or type quantity
In Stock
  • Plus 1,000 unit(s) shipping from 27 April 2026
Need more? Click ‘Check delivery dates’ to find extra stock and lead times.

Units
Per unit
Per Pack*
50 - 100£0.131£6.55
150 - 250£0.08£4.00
300 - 550£0.078£3.90
600 - 1200£0.076£3.80
1250 +£0.074£3.70

*price indicative

Packaging Options:
RS Stock No.:
170-5415
Mfr. Part No.:
74LVC74APW,118
Brand:
Nexperia
Find similar products by selecting one or more attributes.
Select all

Brand

Nexperia

Product Type

Flip Flop IC

Logic Family

74LVC

Input Type

Single Ended

Output Type

D Type

Clock Frequency

120MHz

Polarity

Inverting, Non-Inverting

Mount Type

Surface

Minimum Supply Voltage

1.65V

Package Type

TSSOP

Pin Count

14

Maximum Supply Voltage

3.6V

Maximum Propagation Delay Time @ CL

6.5ns

Minimum Operating Temperature

-40°C

Flip-Flop Type

D Flip-Flop

Trigger Type

Positive Edge

Number of Elements per Chip

2

Maximum Operating Temperature

125°C

Height

0.95mm

Standards/Approvals

No

Length

5.1mm

Automotive Standard

No

COO (Country of Origin):
CN
The 74LVC74A is a dual edge triggered D-type flip-flop with individual data (nD) inputs, clock (nCP) inputs, set (nSD) and (nRD) inputs, and complementary nQ and nQ outputs. The set and reset are asynchronous Active LOW inputs and operate independently of the clock input. Information on the data input is transferred to the nQ output on the LOW-to-HIGH transition of the clock pulse. The nD inputs must be stable one set-up time prior to the LOW-to-HIGH clock transition, for predictable operation.

Mixed 5 V and 3.3 V applications

Improved signal integrity with integrated termination resistors

High noise immunity

Flow through pin out for easy layout

Wide supply voltage range

Low propagation delay

Overvoltage tolerant input options

Integrated source termination resistor options

Bus hold options

Frequency division

Controlled delays

Interface between asynchronous and synchronous systems

Related links