49FCT3805EPYGI, PLL Clock Driver CMOS, 10-Input, 20-Pin SSOP
- RS Stock No.:
- 217-7823
- Mfr. Part No.:
- 49FCT3805EPYGI
- Brand:
- Renesas Electronics
Bulk discount available
Subtotal (1 tube of 64 units)*
£194.432
(exc. VAT)
£233.344
(inc. VAT)
FREE delivery for orders over £50.00
In Stock
- 1,216 unit(s) ready to ship
Need more? Click ‘Check delivery dates’ to find extra stock and lead times.
Units | Per unit | Per Tube* |
---|---|---|
64 - 64 | £3.038 | £194.43 |
128 - 192 | £2.625 | £168.00 |
256 - 448 | £2.501 | £160.06 |
512 - 960 | £2.242 | £143.49 |
1024 + | £2.176 | £139.26 |
*price indicative
- RS Stock No.:
- 217-7823
- Mfr. Part No.:
- 49FCT3805EPYGI
- Brand:
- Renesas Electronics
Specifications
Technical Reference
Legislation and Compliance
Product Details
Find similar products by selecting one or more attributes.
Select all | Attribute | Value |
---|---|---|
Brand | Renesas Electronics | |
Logic Family | CMOS | |
Logic Function | Clock Driver | |
Input Signal Type | TTL | |
Output Logic Level | TTL | |
Number of Clock Inputs | 10 | |
Package Type | SSOP | |
Pin Count | 20 | |
Select all | ||
---|---|---|
Brand Renesas Electronics | ||
Logic Family CMOS | ||
Logic Function Clock Driver | ||
Input Signal Type TTL | ||
Output Logic Level TTL | ||
Number of Clock Inputs 10 | ||
Package Type SSOP | ||
Pin Count 20 | ||
The Renesas Electronics FCT3805 is a 3.3 volt clock driver built using advanced CMOS technology. The device consists of two banks of drivers, each with a 1:5 fanout and its own output enable control. The device has a "heartbeat" monitor for diagnostics and PLL driving. The MON output is identical to all other outputs and complies with the output specifications in this document. The FCT3805 offers low capacitance inputs.
0.5 MICRON CMOS Technology
Guaranteed low skew < 500ps (max.)
Very low duty cycle distortion < 1.0ns (max.)
Very low CMOS power levels
TTL compatible inputs and outputs
Inputs can be driven from 3.3V or 5V components
Two independent output banks with 3-state control
1:5 fanout per bank
"Heartbeat" monitor output
VCC = 3.3V ± 0.3V
Available in SSOP, SOIC, and QSOP packages
Guaranteed low skew < 500ps (max.)
Very low duty cycle distortion < 1.0ns (max.)
Very low CMOS power levels
TTL compatible inputs and outputs
Inputs can be driven from 3.3V or 5V components
Two independent output banks with 3-state control
1:5 fanout per bank
"Heartbeat" monitor output
VCC = 3.3V ± 0.3V
Available in SSOP, SOIC, and QSOP packages