Infineon CY2304SXI-1 PLL Clock Buffer 8-Pin SOIC

Bulk discount available

Subtotal (1 tube of 97 units)*

£662.995

(exc. VAT)

£795.594

(inc. VAT)

Add to Basket
Select or type quantity
Stock information currently inaccessible
Units
Per unit
Per Tube*
97 - 194£6.835£663.00
291 - 485£6.656£645.63
582 - 970£6.485£629.05
1067 +£6.323£613.33

*price indicative

RS Stock No.:
194-9003
Mfr. Part No.:
CY2304SXI-1
Brand:
Infineon
Find similar products by selecting one or more attributes.
Select all

Brand

Infineon

Number of Elements per Chip

1

Maximum Supply Current

45 mA

Maximum Input Frequency

133MHz

Mounting Type

Surface Mount

Package Type

SOIC

Pin Count

8

Dimensions

4.97 x 3.98 x 1.47mm

Length

4.97mm

Width

3.98mm

Height

1.47mm

Maximum Operating Supply Voltage

3.6 V

Maximum Operating Temperature

+85 °C

Maximum Output Frequency

133.3MHz

Minimum Operating Supply Voltage

3 V

Minimum Operating Temperature

-40 °C

Minimum Output Frequency

10MHz

The CY2304 is a 3.3 V zero delay buffer designed to distribute high-speed clocks in PC, workstation, datacom, telecom, and other high performance applications. The part has an on-chip phase-locked loop (PLL) that locks to an input clock presented on the REF pin. The PLL feedback is required to be driven into the FBK pin, and can be obtained from one of the outputs. The input-to-output skew is guaranteed to be less than 250 ps, and output-to-output skew is guaranteed to be less than 200 ps. The CY2304 has two banks of two outputs each. The CY2304 PLL enters a power down state when there are no rising edges on the REF input. In this mode, all outputs are three-stated and the PLL is turned off, resulting in less than 25 μA of current draw. Multiple CY2304 devices can accept the same input clock and distribute it in a system. In this case, the skew between the outputs of two devices is guaranteed to be less than 500 ps. The CY2304 is available in two different configurations.

Related links