Winbond W9712G6KB25I DDR2 SDRAM 128 MB Surface, 84-Pin 16 bit TFBGA

View all SDRAM
Bulk discount available

Subtotal (1 pack of 5 units)*

£9.30

(exc. VAT)

£11.15

(inc. VAT)

Add to Basket
Select or type quantity
Temporarily out of stock
  • Shipping from 29 June 2026
Need more? Click ‘Check delivery dates’ to find extra stock and lead times.
Units
Per unit
Per Pack*
5 - 5£1.86£9.30
10 - 15£1.692£8.46
20 - 45£1.66£8.30
50 - 95£1.64£8.20
100 +£1.472£7.36

*price indicative

Packaging Options:
RS Stock No.:
188-2730
Mfr. Part No.:
W9712G6KB25I
Brand:
Winbond
Find similar products by selecting one or more attributes.
Select all

Brand

Winbond

Memory Size

128MB

Product Type

DDR2 SDRAM

Organisation

16M x 8 Bit

Data Bus Width

16bit

Address Bus Width

15bit

Number of Bits per Word

8

Maximum Random Access Time

0.4ns

Number of Words

16M

Mount Type

Surface

Package Type

TFBGA

Minimum Operating Temperature

-40°C

Pin Count

84

Maximum Operating Temperature

95°C

Length

12.6mm

Standards/Approvals

RoHS

Series

W9712G6KB

Height

0.8mm

Width

8.1 mm

Minimum Supply Voltage

1.7V

Maximum Supply Voltage

1.9V

Supply Current

135mA

Automotive Standard

No

The W9712G6KB is a 128M bits DDR2 SDRAM and speed involving -25, 25I and -3.

Double Data Rate architecture: two data transfers per clock cycle

CAS Latency: 3, 4, 5 and 6

Burst Length: 4 and 8

Bi-directional, differential data strobes (DQS and /DQS ) are transmitted / received with data

Edge-aligned with Read data and center-aligned with Write data

DLL aligns DQ and DQS transitions with clock

Differential clock inputs (CLK and /CLK)

Data masks (DM) for write data

Commands entered on each positive CLK edge, data and data mask are referenced to both edges of /DQS

Posted /CAS programmable additive latency supported to make command and data bus efficiency

Read Latency = Additive Latency plus CAS Latency (RL = AL + CL)

Off-Chip-Driver impedance adjustment (OCD) and On-Die-Termination (ODT) for better signal quality

Auto-precharge operation for read and write bursts

Auto Refresh and Self Refresh modes

Precharged Power Down and Active Power Down

Write Data Mask

Write Latency = Read Latency - 1 (WL = RL - 1)

Interface: SSTL_18

Related links