Toshiba 74HC4050D 6-Channel Buffer & Line Driver, CMOS, Non-Inverting, 16-Pin SOIC

View all Line Interface ICs
Bulk discount available

Subtotal (1 pack of 20 units)*

£7.68

(exc. VAT)

£9.22

(inc. VAT)

Add to Basket
Select or type quantity
In Stock
  • 160 unit(s) ready to ship
  • Plus 2,140 unit(s) shipping from 16 February 2026
Need more? Click ‘Check delivery dates’ to find extra stock and lead times.
Units
Per unit
Per Pack*
20 - 80£0.384£7.68
100 - 480£0.294£5.88
500 - 980£0.224£4.48
1000 +£0.178£3.56

*price indicative

Packaging Options:
RS Stock No.:
171-3601
Mfr. Part No.:
74HC4050D
Brand:
Toshiba
Find similar products by selecting one or more attributes.
Select all

Brand

Toshiba

Product Type

Buffer & Line Driver

Logic Family

74HC

Logic Function

Buffer & Line Driver

Number of Channels

6

IC Type

Hex Buffer

Output Type

CMOS

Polarity

Non-Inverting

Mount Type

Surface

Package Type

SOIC

Pin Count

16

Minimum Supply Voltage

2V

Maximum Supply Voltage

6V

Maximum High Level Output Current

-7.8mA

Maximum Propagation Delay Time @ CL

100ns

Minimum Operating Temperature

-40°C

Maximum Low Level Output Current

7.8mA

Maximum Operating Temperature

85°C

Height

1.75mm

Length

10.2mm

Width

6 mm

Series

74HC

Standards/Approvals

No

Supply Current

10μA

Automotive Standard

No

The 74HC4049D and 74HC4050D are high speed CMOS HEX BUFFERs fabricated with silicon gate C2MOS technology. They achieve the high speed operation similar to equivalent LSTTL while maintaining the CMOS low power dissipation. The 74HC4049D is an inverting buffer, while the 74HC4050D is a non-inverting buffer. The internal circuits are composed of 3-stages (74HC4049D) or 2-stages (74HC4050D) of inverter, which provided high noise immunity and stable output. Input protection circuits are different from those of other high speed CMOS IC's. They eliminate the diodes on the VCC side thus providing of logic-level conversion from high-level voltages up to 15 V to low-level voltages. They are useful for battery back up circuits, because input voltage can be applied on IC's which are not biased by VCC

High speed: tpd = 8 ns (typ.) at VCC = 6.0 V

Low power dissipation: ICC = 1.0 μA (max) at Ta = 25 

Balanced propagation delays: tPLH ≈ tPHL

Wide operating voltage range: VCC(opr) = 2.0 V to 6.0 V

Related links