The Renesas Electronics 71V124 3.3V CMOS SRAM is organized as 128K x 8. The JEDEC center power/GND pinout reduces noise generation and improves system performance. All bidirectional inputs and outputs of the 71V124 are LVTTL-compatible and operation is from a single 3.3V supply. Fully static asynchronous circuitry is used and no clocks or refreshes are required for operation.

JEDEC revolutionary pinout (center power/GND) for reduced noise
Single 3.3V supply
Low power consumption via chip deselect
Available in 32-pin 300- and 400-mil Plastic SOJ, and 32-pin Type II TSOP packages.