STMicroelectronics, 32bit ARM Cortex M4, STM32G4 Microcontroller, 170MHz, 512 kB Flash, 100-Pin LQFP

Subtotal (1 tray of 90 units)*

£562.68

(exc. VAT)

£675.18

(inc. VAT)

Add to Basket
Select or type quantity
In Stock
  • 450 unit(s) ready to ship
Need more? Click ‘Check delivery dates’ to find extra stock and lead times.
Units
Per unit
Per Tray*
90 +£6.252£562.68

*price indicative

RS Stock No.:
193-9862
Mfr. Part No.:
STM32G483VET6
Brand:
STMicroelectronics
Find similar products by selecting one or more attributes.
Select all

Brand

STMicroelectronics

Family Name

STM32G4

Package Type

LQFP

Mounting Type

Surface Mount

Pin Count

100

Device Core

ARM Cortex M4

Data Bus Width

32bit

Program Memory Size

512 kB

Maximum Frequency

170MHz

RAM Size

128 kB

USB Channels

1

Number of SPI Channels

3

Number of USART Channels

3

Number of UART Channels

2

Number of I2C Channels

4

Number of CAN Channels

3

Typical Operating Supply Voltage

1.71 → 3.6 V

Program Memory Type

Flash

Maximum Operating Temperature

+85 °C

Dimensions

14.2 x 14.2 x 1.45mm

Instruction Set Architecture

RISC

Height

1.45mm

Number of ADC Units

5

Length

14.2mm

ADCs

26 x 12 bit

Width

14.2mm

Minimum Operating Temperature

-40 °C

COO (Country of Origin):
PH
The STM32G483xE devices are based on the high-performance Arm® Cortex®-M4 32-bit RISC core. They operate at a frequency of up to 170 Mhz. The Cortex-M4 core features a single-precision floating-point unit (FPU), which supports all the Arm single-precision data-processing instructions and all the data types. It also implements a full set of DSP (digital signal processing) instructions and a memory protection unit (MPU) which enhances the application’s security. These devices embed high-speed memories (512 Kbytes of Flash memory, and 128 Kbytes of SRAM), a flexible external memory controller (FSMC) for static memories (for devices with packages of 100 pins and more), a Quad SPI Flash memory interface, and an extensive range of enhanced I/Os and peripherals connected to two APB buses, two AHB buses and a 32-bit multi-AHB bus matrix. The devices also embed several protection mechanisms for embedded Flash memory and SRAM: readout protection, write protection, securable memory area and proprietary code readout protection.

Related links