Related Products
30 MIPS Max. CPU Speed. Modified Harvard architectureC ...
Description:
30 MIPS Max. CPU Speed. Modified Harvard architectureC compiler optimized instruction set architecture83 base instructions with flexible addressing modes24-bit wide instructions, 16-bit wide data path66 Kbytes on-chip Flash program space4 Kbytes of on-chip data RAM1 Kbyte of non-volatile data EEPROM16 x 16-bit working register array. Up to 41 interrupt sources. ...
The dsPIC33F Digital Signal Controllers offer the performance ...
Description:
The dsPIC33F Digital Signal Controllers offer the performance of a DSP with the simplicity of an MCU. The 40MIPS dsPIC33F core is designed to execute digital filter algorithms, high-speed precision digital control loops and digital audio and speech processing.dsPIC33F DSCs with Motor Control peripherals enable the design of high-performance, precision ...
The dsPIC33F Digital Signal Controllers offer the performance ...
Description:
The dsPIC33F Digital Signal Controllers offer the performance of a DSP with the simplicity of an MCU. The 40MIPS dsPIC33F core is designed to execute digital filter algorithms, high-speed precision digital control loops and digital audio and speech processing.dsPIC33F DSCs with Motor Control peripherals enable the design of high-performance, precision ...
The Analog Devices SHARC® family of embedded digital ...
Description:
The Analog Devices SHARC® family of embedded digital signal processors (DSPs) offers exceptional core and memory performance and outstanding I/O throughput. Featuring Super Harvard Architecture, the SHARC® processors bring floating-point processing performance to applications where wide dynamic range and high performance are the key requirements.