Infineon, 32bit ARM Cortex M0, CY8C4200 Microcontroller, 48MHz, 32 kB Flash, 28-Pin SSOP

View all Microcontrollers

Subtotal (1 pack of 2 units)*

£1.80

(exc. VAT)

£2.16

(inc. VAT)

Add to Basket
Select or type quantity
Stock information currently inaccessible
Units
Per unit
Per Pack*
2 +£0.90£1.80

*price indicative

Packaging Options:
RS Stock No.:
176-8968
Mfr. Part No.:
CY8C4045PVI-DS402
Brand:
Infineon
Find similar products by selecting one or more attributes.
Select all

Brand

Infineon

Family Name

CY8C4200

Package Type

SSOP

Mounting Type

Surface Mount

Pin Count

28

Device Core

ARM Cortex M0

Data Bus Width

32bit

Program Memory Size

32 kB

Maximum Frequency

48MHz

RAM Size

4 kB

USB Channels

0

Number of PWM Units

1 x 16 bit

Number of SPI Channels

3

Number of CAN Channels

0

Number of UART Channels

4

Typical Operating Supply Voltage

1.8 → 5.5 V

Number of USART Channels

0

Number of I2C Channels

4

Number of Ethernet Channels

0

Height

1.85mm

Pulse Width Modulation

1 (4 x 16 bit)

Dimensions

10.4 x 5.6 x 1.85mm

Width

5.6mm

Number of LIN Channels

0

Number of PCI Channels

0

Minimum Operating Temperature

-40 °C

Maximum Number of Ethernet Channels

0

Maximum Operating Temperature

+85 °C

Instruction Set Architecture

Thumb-2

Program Memory Type

Flash

Length

10.4mm

Number of ADC Units

0

PSoC® 4 is a scalable and reconfigurable platform architecture for a family of programmable embedded system controllers with an Arm® Cortex®-M0 CPU. It combines programmable and reconfigurable analog and digital blocks with flexible automatic routing. The PSoC 4200_BL product family, based on this platform, is a combination of a microcontroller with an integrated Bluetooth Low Energy (BLE), also known as Bluetooth Smart, radio and subsystem (BLESS).

Four opamps with reconfigurable high-drive external and high-bandwidth internal drive, Comparator modes, and ADC input buffering capability Can operate in Deep Sleep mode.
Four programmable logic blocks called universal digital blocks, (UDBs), each with eight macrocells and data path
Cypress-provided peripheral component library, user-defined state machines, and Verilog input
Power Management:
Active mode: 1.7 mA at 3-MHz flash program execution
Deep Sleep mode: 1.5 μA with watch crystal oscillator

Related links