Microchip, 32bit AVR32UC, Atmel AVR Microcontroller, 50MHz, 128 kB Flash, 48-Pin TQFP

Currently unavailable
We don't know if this item will be back in stock, RS intend to remove it from our range soon.
RS Stock No.:
170-4280
Mfr. Part No.:
AT32UC3L0128-AUT
Brand:
Microchip
Find similar products by selecting one or more attributes.
Select all

Brand

Microchip

Family Name

Atmel AVR

Package Type

TQFP

Mounting Type

Surface Mount

Pin Count

48

Device Core

AVR32UC

Data Bus Width

32bit

Program Memory Size

128 kB

Maximum Frequency

50MHz

RAM Size

32 kB

USB Channels

0

Number of PWM Units

1 x 8 bit

Number of SPI Channels

5

Number of I2C Channels

2

Number of CAN Channels

0

Number of USART Channels

4

Typical Operating Supply Voltage

1.62 → 3.6 V

Dimensions

7 x 7 x 1.05mm

Width

7mm

Program Memory Type

Flash

Number of Ethernet Channels

0

Instruction Set Architecture

RISC

Maximum Number of Ethernet Channels

0

Height

1.05mm

Minimum Operating Temperature

-40 °C

Maximum Operating Temperature

+85 °C

Number of ADC Units

1

Length

7mm

ADCs

8 x 12 bit

Pulse Width Modulation

1 (36 x 8 bit)

COO (Country of Origin):
TH
The Microchip AT32UC3L 32-bit system-on-chip microcontroller is based on the AVR32 UC RISC processor running at frequencies up to 50MHz. It operates on single 1.62V to 3.6V power supply. The processor implements a Memory Protection Unit (MPU) and a fast and flexible interrupt controller for supporting modern and real-time operating systems. The Secure Access Unit (SAU) is used together with the MPU to provide the required security and integrity. The Peripheral Direct Memory Access (DMA) controller enables data transfers between peripherals and memories without processor involvement, also drastically reduces processing overhead when transferring continuous and large data streams. The External Interrupt Controller (EIC) allows pins to be configured as external interrupts. The Peripheral Event System allows peripherals to receive, react to, and send peripheral events without CPU intervention. The Watchdog Timer (WDT) will reset the device unless it is periodically serviced by the software.

Secure Access Unit (SAU) providing User-defined Peripheral Protection
High-performance Data Transfers on Separate Buses for Increased Performance
Internal High-speed Flash of 128 Kbytes
Internal High-speed SRAM of 32 Kbytes
Flash Security Locks and User-defined Configuration Area
Auto vectored Low-latency Interrupt Service with Programmable Priority
Peripheral Event System for Direct Peripheral to Peripheral Communication
Frequency Meter (FREQM) for Accurate Measuring of Clock Frequency
Six 16-bit Timer/Counter (TC) Channels
PWM Channels on All I/O Pins (PWMA)
Four Universal Synchronous/Asynchronous Receiver/Transmitters (USART)
One Master/Slave Serial Peripheral Interface (SPI) with Chip Select Signals
Integrated Nexus Class 2+, Runtime Control, Non-intrusive Data and Program Trace
Package type of 48-pin TQFP/QFN/TLLGA (36 GPIO Pins)