Nexperia 74LVC1G175GW,125 D Type Flip Flop IC, Single Ended, 6-Pin SC-88

View all Flip Flop ICs
Bulk discount available

Subtotal 300 units (supplied on a reel)*

£14.40

(exc. VAT)

£17.40

(inc. VAT)

Add to Basket
Select or type quantity
Stock information currently inaccessible
Units
Per unit
300 - 500£0.048
600 - 1100£0.045
1200 - 2400£0.038
2500 +£0.036

*price indicative

Packaging Options:
RS Stock No.:
170-5470P
Mfr. Part No.:
74LVC1G175GW,125
Brand:
Nexperia
Find similar products by selecting one or more attributes.
Select all

Brand

Nexperia

Logic Family

74LVC

Logic Function

D Type

Input Type

Single Ended

Output Type

Single Ended

Output Signal Type

Single Ended

Triggering Type

Positive Edge

Polarity

Non-Inverting

Mounting Type

Surface Mount

Package Type

SC-88

Pin Count

6

Set/Reset

Master Reset

Number of Elements per Chip

1

Maximum Propagation Delay Time @ Maximum CL

17 ns @ 50 pF

Maximum Operating Supply Voltage

5.5 V

Dimensions

2.2 x 1.35 x 1mm

Length

2.2mm

Propagation Delay Test Condition

50pF

Maximum Operating Temperature

+125 °C

Minimum Operating Supply Voltage

1.65 V

Minimum Operating Temperature

-40 °C

Height

1mm

Width

1.35mm

COO (Country of Origin):
MY
The 74LVC1G175 is a low-power, low-voltage single positive edge triggered D-type flip-flop with individual data (D) input, clock (CP) input, master reset (MR) input, and Q output. The master reset (MR) is an asynchronous active LOW input and operates independently of the clock input. Information on the data input is transferred to the Q output on the LOW-to-HIGH transition of the clock pulse. The D input must be stable one set-up time prior to the LOW-to-HIGH clock transition for predictable operation.

Mixed 5 V and 3.3 V applications
Improved signal integrity with integrated termination resistors
High noise immunity
Flow through pin out for easy layout
Wide supply voltage range
Low propagation delay
Overvoltage tolerant input options
Integrated source termination resistor options
Bus hold options
Frequency division
Controlled delays
Interface between asynchronous and synchronous systems

Related links