Infineon NOR 64 MB SPI Flash Memory 8-Pin SOIC
- RS Stock No.:
- 215-5783P
- Mfr. Part No.:
- S25FL064LABMFI013
- Brand:
- Infineon
Bulk discount available
Subtotal 50 units (supplied in a tube)*
£37.65
(exc. VAT)
£45.20
(inc. VAT)
Stock information currently inaccessible - Please check back later
Units | Per unit |
|---|---|
| 50 - 90 | £0.753 |
| 100 - 240 | £0.699 |
| 250 - 990 | £0.682 |
| 1000 + | £0.665 |
*price indicative
- RS Stock No.:
- 215-5783P
- Mfr. Part No.:
- S25FL064LABMFI013
- Brand:
- Infineon
Specifications
Technical Reference
Legislation and Compliance
Product Details
Find similar products by selecting one or more attributes.
Select all | Attribute | Value |
|---|---|---|
| Brand | Infineon | |
| Product Type | Flash Memory | |
| Memory Size | 64MB | |
| Interface Type | SPI | |
| Package Type | SOIC | |
| Pin Count | 8 | |
| Maximum Clock Frequency | 108MHz | |
| Mount Type | Surface | |
| Cell Type | NOR | |
| Minimum Supply Voltage | 2.7V | |
| Maximum Supply Voltage | 3.6V | |
| Minimum Operating Temperature | -40°C | |
| Maximum Operating Temperature | 85°C | |
| Height | 1.9mm | |
| Standards/Approvals | No | |
| Length | 5.28mm | |
| Series | S25FL | |
| Maximum Random Access Time | 8ns | |
| Number of Words | 8M | |
| Automotive Standard | AEC-Q100 | |
| Number of Bits per Word | 8 | |
| Select all | ||
|---|---|---|
Brand Infineon | ||
Product Type Flash Memory | ||
Memory Size 64MB | ||
Interface Type SPI | ||
Package Type SOIC | ||
Pin Count 8 | ||
Maximum Clock Frequency 108MHz | ||
Mount Type Surface | ||
Cell Type NOR | ||
Minimum Supply Voltage 2.7V | ||
Maximum Supply Voltage 3.6V | ||
Minimum Operating Temperature -40°C | ||
Maximum Operating Temperature 85°C | ||
Height 1.9mm | ||
Standards/Approvals No | ||
Length 5.28mm | ||
Series S25FL | ||
Maximum Random Access Time 8ns | ||
Number of Words 8M | ||
Automotive Standard AEC-Q100 | ||
Number of Bits per Word 8 | ||
The Cypress Semiconductor FL-L family connects to a host system via a Serial Peripheral Interface (SPI). Traditional SPI single bit serial input and output (Single I/O or SIO) is supported as well as optional two bit (Dual I/O or DIO) and four bit wide Quad I/O (QIO), and Quad Peripheral Interface (QPI) commands. In addition, there are Double Data Rate (DDR) read commands for QIO and QPI that transfer address and read data on both edges of the clock.
Serial Peripheral Interface (SPI) with Multi-I/O
Read
Program Architecture
Erase Architecture
100,000 Program-Erase Cycles, minimum
20 Year Data Retention, minimum
Security Features