Microchip ATF1508ASV-15AU100 Complex Programmable Logic Device ATF15xx EEPROM 128 Cells, 80 I/O, 15 ns 14 Labs, In

View all CPLDs
Bulk discount available

Subtotal (1 pack of 2 units)*

£8.58

(exc. VAT)

£10.30

(inc. VAT)

Add to Basket
Select or type quantity
In Stock
  • 22 unit(s) ready to ship
Need more? Click ‘Check delivery dates’ to find extra stock and lead times.
Units
Per unit
Per Pack*
2 - 8£4.29£8.58
10 - 22£4.175£8.35
24 - 98£4.07£8.14
100 +£3.965£7.93

*price indicative

Packaging Options:
RS Stock No.:
177-3674
Mfr. Part No.:
ATF1508ASV-15AU100
Brand:
Microchip
Find similar products by selecting one or more attributes.
Select all

Brand

Microchip

Product Type

Complex Programmable Logic Device

Series

ATF15xx

Number of Macro Cells

128

Number of User I/Os

80

Memory Type

EEPROM

Maximum Propagation Delay Time

15ns

Number of Logic Blocks/Elements

14

In System Programmability

Yes

Mount Type

Surface

Package Type

TQFP

Minimum Supply Voltage

3V

Maximum Operating Temperature

85°C

Pin Count

100

Minimum Operating Temperature

-40°C

Maximum Supply Voltage

3.6V

Individual Output Enable Control

Yes

Length

14.1mm

Width

14.1 mm

Height

1.05mm

Standards/Approvals

No

Maximum Operating Frequency

77MHz

Automotive Standard

No

Re-programmability Support

Yes

Microchip Technology CPLD


The Microchip Technology Atmel family, TQFP package, surface mount, 100-pin, high performance, a high-density complex programmable logic device (CPLD) is an electrically erasable device. It has a voltage rating between 3.3V and 5V. The (CPLD) is designed with 128 logic macrocells and up to 100 inputs. This device easily integrates logic from several TTL, SSI, MSI, LSI and classic PLDs.

Features and Benefits


• 14 logic block elements

• 80 bidirectional I/O pins and four dedicated input pins depending on the type of device package selected

• Advanced EE technology

• Advanced power management

• D/T/Latch configurable flip flops

• EEPROM memory type

• Green (Pb/Halide-free) package options

• In-system programmability (ISP) via JTAG

• Integrated power-on reset and brown-out reset

• JTAG boundary scan testing

• Operating frequency is 77MHz

• Operating temperature ranges between -40°C and 85°C

• Pin-to-pin delay is 7.5ns

• Propagation delay is 15ns

• Security fuse feature

• Three global clock pins

Applications


• Digital designs

• Electronic product designers

Related links