49FCT3805APYG, Clock Divider CMOS, 2-Input, 20-Pin SSOP
- RS Stock No.:
- 254-4923P
- Mfr. Part No.:
- 49FCT3805APYG
- Brand:
- Renesas Electronics
Bulk discount available
Subtotal 10 units (supplied in a tube)*
£8.64
(exc. VAT)
£10.37
(inc. VAT)
FREE delivery for orders over £50.00
In Stock
- 525 unit(s) ready to ship
Need more? Click ‘Check delivery dates’ to find extra stock and lead times.
Units | Per unit |
---|---|
10 - 20 | £0.864 |
25 - 95 | £0.814 |
100 - 250 | £0.668 |
255 + | £0.652 |
*price indicative
- RS Stock No.:
- 254-4923P
- Mfr. Part No.:
- 49FCT3805APYG
- Brand:
- Renesas Electronics
Specifications
Technical Reference
Legislation and Compliance
Product Details
Find similar products by selecting one or more attributes.
Select all | Attribute | Value |
---|---|---|
Brand | Renesas Electronics | |
Logic Family | CMOS | |
Logic Function | Clock Driver | |
Input Signal Type | TTL | |
Output Logic Level | TTL | |
Number of Clock Inputs | 2 | |
Package Type | SSOP | |
Pin Count | 20 | |
Select all | ||
---|---|---|
Brand Renesas Electronics | ||
Logic Family CMOS | ||
Logic Function Clock Driver | ||
Input Signal Type TTL | ||
Output Logic Level TTL | ||
Number of Clock Inputs 2 | ||
Package Type SSOP | ||
Pin Count 20 | ||
The Renesas Electronics buffer/non-inverting clock driver built using advanced dual metal CMOS technology. The device consists of two banks of drivers, each with a 1:5 fanout and its own output enable control. The device has a heartbeat monitor for diagnostics and PLL driving. The MON output is identical to all other outputs and complies with the output specifications in this document. It offers low capacitance inputs with hysteresis. It is designed for high speed clock distribution where signal quality and skew are critical. It is also allows single point-topoint transmission line driving in applications such as address distribution, where one signal must be distributed to multiple recievers with low skew and high signal quality.
0.5 MICRON CMOS technology
Guaranteed low skew < 500ps (max.)
Very low duty cycle distortion < 1.0ns (max.)
Very low CMOS power levels
TTL compatible inputs and outputs
Inputs can be driven from 3.3V or 5V components
Two independent output banks with 3-state control
Available in SSOP, SOIC, and QSOP packages
Guaranteed low skew < 500ps (max.)
Very low duty cycle distortion < 1.0ns (max.)
Very low CMOS power levels
TTL compatible inputs and outputs
Inputs can be driven from 3.3V or 5V components
Two independent output banks with 3-state control
Available in SSOP, SOIC, and QSOP packages