Renesas Electronics 854S006AGILF Clock Buffer, 24-Pin 6 SOIC
- RS Stock No.:
- 216-6213
- Mfr. Part No.:
- 854S006AGILF
- Brand:
- Renesas Electronics
Subtotal (1 tube of 62 units)*
£1,048.916
(exc. VAT)
£1,258.724
(inc. VAT)
FREE delivery for orders over £50.00
In Stock
- 62 unit(s) ready to ship
Need more? Click ‘Check delivery dates’ to find extra stock and lead times.
Units | Per unit | Per Tube* |
|---|---|---|
| 62 + | £16.918 | £1,048.92 |
*price indicative
- RS Stock No.:
- 216-6213
- Mfr. Part No.:
- 854S006AGILF
- Brand:
- Renesas Electronics
Specifications
Technical Reference
Legislation and Compliance
Product Details
Find similar products by selecting one or more attributes.
Select all | Attribute | Value |
|---|---|---|
| Brand | Renesas Electronics | |
| Product Type | Clock Buffer | |
| Mount Type | Surface | |
| Package Type | SOIC | |
| Minimum Supply Voltage | 3V | |
| Pin Count | 24 | |
| Maximum Supply Voltage | 3.3V | |
| Minimum Operating Temperature | -40°C | |
| Maximum Operating Temperature | 85°C | |
| Height | 1mm | |
| Standards/Approvals | No | |
| Series | 854S006A | |
| Length | 7.8mm | |
| Width | 4.4 mm | |
| Automotive Standard | No | |
| Number of Outputs | 6 | |
| Select all | ||
|---|---|---|
Brand Renesas Electronics | ||
Product Type Clock Buffer | ||
Mount Type Surface | ||
Package Type SOIC | ||
Minimum Supply Voltage 3V | ||
Pin Count 24 | ||
Maximum Supply Voltage 3.3V | ||
Minimum Operating Temperature -40°C | ||
Maximum Operating Temperature 85°C | ||
Height 1mm | ||
Standards/Approvals No | ||
Series 854S006A | ||
Length 7.8mm | ||
Width 4.4 mm | ||
Automotive Standard No | ||
Number of Outputs 6 | ||
The Renesas Electronics 854S006 is a low skew, high performance 1-to-6, Differential-to-LVDS fanout buffer. The CLK, nCLK pair can accept most standard differential input levels. The 854S006 is characterized to operate from either a 2.5V or a 3.3V power supply. Guaranteed output and part-to-part skew characteristics make the 854S006 ideal for those clock distribution applications demanding well defined performance and repeatability.
Six differential LVDS outputs
One differential clock input pair
CLK, nCLK pair can accept the following differential input
levels: LVDS, LVPECL, LVHSTL, SSTL, HCSL
Maximum output frequency: 1.7GHz
Translates any single-ended input signal to LVDS levels with
resistor bias on nCLK input
Output Skew: 55ps (maximum)
Propagation delay: 850ps (maximum)
Additive phase jitter, RMS: 0.067ps (typical)
Full 3.3V or 2.5V supply
-40°C to 85°C ambient operating temperature