Infineon SRAM, CY7C1049G30-10VXI- 4 MB
- RS Stock No.:
- 273-7352
- Mfr. Part No.:
- CY7C1049G30-10VXI
- Brand:
- Infineon
Bulk discount available
Subtotal (1 tube of 19 units)*
£60.61
(exc. VAT)
£72.77
(inc. VAT)
Stock information currently inaccessible - Please check back later
Units | Per unit | Per Tube* |
|---|---|---|
| 19 - 19 | £3.19 | £60.61 |
| 38 + | £3.117 | £59.22 |
*price indicative
- RS Stock No.:
- 273-7352
- Mfr. Part No.:
- CY7C1049G30-10VXI
- Brand:
- Infineon
Specifications
Technical Reference
Legislation and Compliance
Product Details
Find similar products by selecting one or more attributes.
Select all | Attribute | Value |
|---|---|---|
| Brand | Infineon | |
| Product Type | SRAM | |
| Memory Size | 4MB | |
| Number of Words | 512K | |
| Number of Bits per Word | 8 | |
| Maximum Random Access Time | 10ns | |
| Address Bus Width | 19bit | |
| Maximum Clock Frequency | 100MHz | |
| Timing Type | Asynchronous | |
| Minimum Supply Voltage | 0.5V | |
| Maximum Supply Voltage | 6V | |
| Package Type | 36-Pin Molded SOJ/44-Pin TSOP II | |
| Minimum Operating Temperature | -55°C | |
| Maximum Operating Temperature | 150°C | |
| Pin Count | 44 | |
| Series | CY7C1049G / CY7C1049GE | |
| Standards/Approvals | RoHS | |
| Automotive Standard | No | |
| Select all | ||
|---|---|---|
Brand Infineon | ||
Product Type SRAM | ||
Memory Size 4MB | ||
Number of Words 512K | ||
Number of Bits per Word 8 | ||
Maximum Random Access Time 10ns | ||
Address Bus Width 19bit | ||
Maximum Clock Frequency 100MHz | ||
Timing Type Asynchronous | ||
Minimum Supply Voltage 0.5V | ||
Maximum Supply Voltage 6V | ||
Package Type 36-Pin Molded SOJ/44-Pin TSOP II | ||
Minimum Operating Temperature -55°C | ||
Maximum Operating Temperature 150°C | ||
Pin Count 44 | ||
Series CY7C1049G / CY7C1049GE | ||
Standards/Approvals RoHS | ||
Automotive Standard No | ||
The Infineon Static RAM is a high performance CMOS fast static RAM device with embedded ECC. This device includes an ERR pin that signals an error detection and correction event during a read cycle. Data writes are performed by asserting the Chip Enable and Write Enable inputs Low, while providing the data on IO 0 through IO 7 and address on A0 through A18 pins.
High speed
Low active and standby currents
1 bit error detection and correction
TTL compatible inputs and outputs
Embedded ECC for single bit error correction