Renesas Electronics, 32bit RX, RX130 Microcontroller, 32MHz, 512 kB Flash, 100-Pin LQFP

View all Microcontrollers
Bulk discount available

Subtotal (1 tray of 90 units)*

£277.56

(exc. VAT)

£333.09

(inc. VAT)

Add to Basket
Select or type quantity
In Stock
  • 180 unit(s) ready to ship
Need more? Click ‘Check delivery dates’ to find extra stock and lead times.
Units
Per unit
Per Tray*
90 - 180£3.084£277.56
270 - 450£2.711£243.99
540 - 990£2.368£213.12
1080 - 2430£2.285£205.65
2520 +£2.211£198.99

*price indicative

RS Stock No.:
234-7140
Mfr. Part No.:
R5F51308ADFP#30
Brand:
Renesas Electronics
Find similar products by selecting one or more attributes.
Select all

Brand

Renesas Electronics

Family Name

RX130

Package Type

LQFP

Mounting Type

Surface Mount

Pin Count

100

Device Core

RX

Data Bus Width

32bit

Program Memory Size

512 kB

Maximum Frequency

32MHz

RAM Size

48 kB

USB Channels

1

Number of SPI Channels

8

Number of I2C Channels

8

Number of UART Channels

7

Number of CAN Channels

0

Typical Operating Supply Voltage

1.8 → 5.5 V

Number of USART Channels

0

Number of Ethernet Channels

0

Number of PCI Channels

0

Dimensions

14 x 14 x 1.7mm

Width

14mm

Height

1.7mm

Number of LIN Channels

0

Number of ADC Units

1

Length

14mm

ADCs

24 x 12 bit

Maximum Number of Ethernet Channels

0

Maximum Operating Temperature

+85 °C

Minimum Operating Temperature

-40 °C

Program Memory Type

Flash

Instruction Set Architecture

CISC

The Renesas Electronics RX130 family integrates a built-in maximum 36-channel capacitive touch sensor. The capacitive touch sensor uses an improved detection method compared to previous products and so has vastly improved noise immunity, sensitivity and water resistance. As a result, malfunctions have been reduced, and touch keys are now be able to be applied to a variety of materials like e.g. wood, other than the typical acrylic or glass

Low power design and architecture
On-chip flash memory for code, no wait states
Up to 6 communication functions
CISC Harvard architecture with 5-stage pipeline
On-chip debugging circuit

Related links