Microchip, 8bit PIC, PIC18 Microcontroller, 64MHz, 32 kB Flash, 28-Pin SSOP

View all Microcontrollers
Bulk discount available

Subtotal (1 tube of 47 units)*

£60.16

(exc. VAT)

£72.38

(inc. VAT)

Add to Basket
Select or type quantity
In Stock
  • 329 unit(s) ready to ship
Need more? Click ‘Check delivery dates’ to find extra stock and lead times.
Units
Per unit
Per Tube*
47 - 94£1.28£60.16
141 +£1.167£54.85

*price indicative

RS Stock No.:
146-3404
Mfr. Part No.:
PIC18F25K42-I/SS
Brand:
Microchip
Find similar products by selecting one or more attributes.
Select all

Brand

Microchip

Family Name

PIC18

Package Type

SSOP

Mounting Type

Surface Mount

Pin Count

28

Device Core

PIC

Data Bus Width

8bit

Program Memory Size

32 kB

Maximum Frequency

64MHz

RAM Size

2.048 kB

USB Channels

0

Number of PWM Units

1 x 10 bit

Number of SPI Channels

1

Typical Operating Supply Voltage

2.3 → 5.5 V

Number of I2C Channels

2

Number of UART Channels

2

Number of CAN Channels

0

Number of USART Channels

0

Length

10.5mm

Height

1.8mm

Number of ADC Units

1

Dimensions

10.5 x 5.6 x 1.85mm

Maximum Operating Temperature

+85 °C

Minimum Operating Temperature

-40 °C

Maximum Number of Ethernet Channels

0

Pulse Width Modulation

1 (4 x 10 bit)

ADCs

24 x 12 bit

Program Memory Type

Flash

Number of Ethernet Channels

0

Width

5.6mm

Number of PCI Channels

0

Number of LIN Channels

0

Instruction Set Architecture

RISC

PIC18(L)FxxK42 MCUs integrate a rich set of core independent peripherals, intelligent analog peripherals and large Flash/RAM/EEPROM memories. These 28-, 40- and 48-pin devices also offer a host of low power features, performance improvements and design flexibility options that easily and rapidly enable the complex set of functions required by many of today's embedded control applications.

Vectored Interrupt (VI) capability - Faster interrupt response time
Programmable single or dual priority
Two level hardware context saving
Direct Memory Access (DMA) controllers
Eliminates need for CPU involvement in data transfers
Access to all memory spaces and peripherals
Flexible source and destination message sizes
Programmable DMA priority

Related links