Nexperia 74LVC125APW,112 Buffer, Line Driver Logic Gate, 14-Pin TSSOP
- RS Stock No.:
- 124-2270
- Mfr. Part No.:
- 74LVC125APW,112
- Brand:
- Nexperia
Bulk discount available
Subtotal (1 tube of 96 units)*
£12.00
(exc. VAT)
£14.40
(inc. VAT)
FREE delivery for orders over £50.00
Last RS stock
- 96 left, ready to ship
- Final 8,256 unit(s) shipping from 18 November 2025
Units | Per unit | Per Tube* |
|---|---|---|
| 96 - 384 | £0.125 | £12.00 |
| 480 - 1824 | £0.12 | £11.52 |
| 1920 - 4704 | £0.117 | £11.23 |
| 4800 + | £0.114 | £10.94 |
*price indicative
- RS Stock No.:
- 124-2270
- Mfr. Part No.:
- 74LVC125APW,112
- Brand:
- Nexperia
Specifications
Technical Reference
Legislation and Compliance
Product Details
Find similar products by selecting one or more attributes.
Select all | Attribute | Value |
|---|---|---|
| Brand | Nexperia | |
| Logic Function | Buffer, Line Driver | |
| Mounting Type | Surface Mount | |
| Schmitt Trigger Input | No | |
| Package Type | TSSOP | |
| Pin Count | 14 | |
| Logic Family | LVC | |
| Input Type | Single Ended | |
| Maximum Operating Supply Voltage | 3.6 V | |
| Maximum High Level Output Current | -24mA | |
| Maximum Propagation Delay Time @ Maximum CL | 2.4 ns @ 3.3 V | |
| Minimum Operating Supply Voltage | 1.2 V | |
| Maximum Low Level Output Current | 24mA | |
| Propagation Delay Test Condition | 50pF | |
| Output Type | 3 State | |
| Maximum Operating Temperature | +125 °C | |
| Dimensions | 5.1 x 4.5 x 0.95mm | |
| Minimum Operating Temperature | -40 °C | |
| Length | 5.1mm | |
| Height | 0.95mm | |
| Width | 4.5mm | |
| Select all | ||
|---|---|---|
Brand Nexperia | ||
Logic Function Buffer, Line Driver | ||
Mounting Type Surface Mount | ||
Schmitt Trigger Input No | ||
Package Type TSSOP | ||
Pin Count 14 | ||
Logic Family LVC | ||
Input Type Single Ended | ||
Maximum Operating Supply Voltage 3.6 V | ||
Maximum High Level Output Current -24mA | ||
Maximum Propagation Delay Time @ Maximum CL 2.4 ns @ 3.3 V | ||
Minimum Operating Supply Voltage 1.2 V | ||
Maximum Low Level Output Current 24mA | ||
Propagation Delay Test Condition 50pF | ||
Output Type 3 State | ||
Maximum Operating Temperature +125 °C | ||
Dimensions 5.1 x 4.5 x 0.95mm | ||
Minimum Operating Temperature -40 °C | ||
Length 5.1mm | ||
Height 0.95mm | ||
Width 4.5mm | ||
- COO (Country of Origin):
- TH
74LVC Family Inverters & Buffers
Low-Voltage CMOS logic
Single gate package
Operating Voltage: 1.65 to 5.5 V
Compatibility: Input LVTTL/TTL, Output LVCMOS
Single gate package
Operating Voltage: 1.65 to 5.5 V
Compatibility: Input LVTTL/TTL, Output LVCMOS
The 74LVC125A consists of four non-inverting buffers/line drivers with 3-state outputs (nY) that are controlled by the output enable input (nOE). A HIGH at nOE causes the outputs to assume a high-impedance OFF-state. Inputs can be driven from either 3.3 V or 5 V devices. When disabled, up to 5.5 V can be applied to the outputs.
Mixed 5 V and 3.3 V applications
Improved current drive and voltage level of signals
Improved signal integrity for complex layouts
Wide supply voltage range
Low propagation delay
TTL input options
3-state output options
Overvoltage tolerant options
Registered options
Key applications
LCD TV
Cell phones
Industrial monitoring
STB
Improved current drive and voltage level of signals
Improved signal integrity for complex layouts
Wide supply voltage range
Low propagation delay
TTL input options
3-state output options
Overvoltage tolerant options
Registered options
Key applications
LCD TV
Cell phones
Industrial monitoring
STB
74LVC Family
Related links
- Nexperia 74LVC125APW Line Driver Logic Gate, 14-Pin TSSOP
- Nexperia 74HC125D Line Driver Logic Gate, 14-Pin SOIC
- Nexperia 74HC125D Line Driver Logic Gate, 14-Pin SOIC
- Nexperia 74LVC08APW 14-Pin TSSOP
- Nexperia 74LVC07APW Open Drain, 14-Pin TSSOP
- Nexperia 74HC132PW Quad 2-Input NAND Schmitt Trigger Logic Gate, 14-Pin TSSOP
- Nexperia 74HC32PW Quad 2-Input OR Logic Gate, 14-Pin TSSOP
- onsemi 74LCX07MTCX 14-Pin TSSOP