Nexperia 74LVC2G14GV,125 Dual Schmitt Trigger CMOS Inverter, 6-Pin TSOP

View all Inverters ICs
Bulk discount available

Subtotal 250 units (supplied on a reel)*

£8.25

(exc. VAT)

£10.00

(inc. VAT)

Add to Basket
Select or type quantity
Stock information currently inaccessible
Units
Per unit
250 - 450£0.033
500 - 1200£0.031
1250 - 2450£0.028
2500 +£0.027

*price indicative

Packaging Options:
RS Stock No.:
170-5382P
Mfr. Part No.:
74LVC2G14GV,125
Brand:
Nexperia
Find similar products by selecting one or more attributes.
Select all

Brand

Nexperia

Logic Function

Inverter

Input Type

Schmitt Trigger

Output Type

Schmitt Trigger

Number of Elements per Chip

2

Schmitt Trigger Input

Yes

Maximum Propagation Delay Time @ Maximum CL

12 ns @ 50 pF

Maximum High Level Output Current

-32mA

Maximum Low Level Output Current

32mA

Mounting Type

Surface Mount

Package Type

TSOP

Pin Count

6

Logic Family

74LVC

Dimensions

3.1 x 1.7 x 1mm

Height

1mm

Maximum Operating Supply Voltage

5.5 V

Maximum Operating Temperature

+125 °C

Width

1.7mm

Propagation Delay Test Condition

50pF

Length

3.1mm

Minimum Operating Temperature

-40 °C

Minimum Operating Supply Voltage

1.65 V

COO (Country of Origin):
MY
The 74LVC2G14 provides two inverting buffers with Schmitt-trigger input. It is capable of transforming slowly changing input signals into sharply defined, jitter-free output signals. The inputs can be driven from either 3.3 V or 5 V devices. This feature allows the use of this device in a mixed 3.3 V and 5 V environment. Schmitt-trigger action at the inputs makes the circuit tolerant of slower input rise and fall time.

Prevents multiple switching when driven by slow edges
Cleans up the noisy signals
Reshapes the signals in complex layouts
Suitable for mixed 3.3 V and 5.0 V applications
Wide voltage supply range
Input hysteresis
Open drain output options
CMOS and TTL variants
Overvoltage tolerant input options
Sine wave to square wave conversion
Interface between analog and digital environments
Increase noise immunity in design
Relaxation oscillators

Related links