Nexperia 74HCT574PW,118 Flip Flop IC

  • RS Stock No. 182-1972
  • Mfr. Part No. 74HCT574PW,118
  • Brand Nexperia
Technical Reference
Legislation and Compliance
RoHS Certificate of Compliance
COO (Country of Origin): CN
Product Details

The 74HC574, 74HCT574 is an 8-bit positive-edge triggered D-type flip-flop with 3-state outputs. The device features a clock (CP) and output enable (OE) inputs. The flip-flops will store the state of their individual D-inputs that meet the set-up and hold time requirements on the LOW-to-HIGH clock (CP) transition. A HIGH on OE causes the outputs to assume a high-impedance OFF-state. Operation of the OE input does not affect the state of the flip-flops. Inputs include clamp diodes. This enables the use of current limiting resistors to interface inputs to voltages in excess of VCC.

Input levels:
For 74HC574: CMOS level
For 74HCT574: TTL level
3-state non-inverting outputs for bus oriented applications
8-bit positive, edge-triggered register
Common 3-state output enable input
Specified from -40 °C to +85 °C and from -40 °C to +125 °C

2200 In stock for FREE next working day delivery
Price Each (In a Pack of 50)
£ 0.263
(exc. VAT)
£ 0.316
(inc. VAT)
Units
Per unit
Per Pack*
50 - 50
£0.263
£13.15
100 - 200
£0.214
£10.70
250 - 450
£0.192
£9.60
500 - 950
£0.174
£8.70
1000 +
£0.159
£7.95
*price indicative
Packaging Options:
Related Products
The 74HC74 and 74HCT74 are dual positive edge ...
Description:
The 74HC74 and 74HCT74 are dual positive edge triggered D-type flip-flop. They have individual data (n D), clock (n CP), set (n SD) and reset (n RD) inputs, and complementary nQ and nQ outputs. Data at the nD-input, that meets the set-up and hold time requirements on the LOW-to-HIGH clock ...
The 74LVC273 has eight edge-triggered, D-type flip-flops with ...
Description:
The 74LVC273 has eight edge-triggered, D-type flip-flops with individual Dn inputs and Qn outputs. The common clock (CP) and master reset (MR) inputs load and reset (clear) all flip-flops simultaneously. The state of each Dn input, one set-up time before the LOW-to-HIGH clock transition, is transferred to the corresponding output ...
The 74LVC74A is a dual edge triggered D-type ...
Description:
The 74LVC74A is a dual edge triggered D-type flip-flop with individual data (n D) inputs, clock (n CP) inputs, set (n SD) and (n RD) inputs, and complementary nQ and nQ outputs. The set and reset are asynchronous active LOW inputs and operate independently of the clock input. Information on ...
The MC74AC377/74ACT377 has eight edge-triggered, D-type flip-flops with ...
Description:
The MC74AC377/74ACT377 has eight edge-triggered, D-type flip-flops with individual D inputs and Q outputs. The common buffered Clock (CP) input loads all flip-flops simultaneously, when the Clock Enable (CE) is LOW. The register is fully edge-triggered. The state of each D input, one setup time before the LOW-to-HIGH clock transition, ...