Nexperia 74HC574PW,118 D Type Flip Flop IC, 3-State, 20-Pin TSSOP

Bulk discount available

Subtotal (1 pack of 50 units)*

£10.75

(exc. VAT)

£12.90

(inc. VAT)

Add to Basket
Select or type quantity
In Stock
  • 5,750 unit(s) ready to ship
Need more? Click ‘Check delivery dates’ to find extra stock and lead times.
Units
Per unit
Per Pack*
50 - 50£0.215£10.75
100 - 200£0.129£6.45
250 - 450£0.123£6.15
500 - 1200£0.116£5.80
1250 +£0.103£5.15

*price indicative

Packaging Options:
RS Stock No.:
170-5409
Mfr. Part No.:
74HC574PW,118
Brand:
Nexperia
Find similar products by selecting one or more attributes.
Select all

Brand

Nexperia

Logic Family

74HC

Logic Function

D Type

Input Type

CMOS

Output Type

3 State

Output Signal Type

Single Ended

Triggering Type

Positive Edge

Polarity

Non-Inverting

Mounting Type

Surface Mount

Package Type

TSSOP

Pin Count

20

Set/Reset

Yes

Number of Elements per Chip

1

Maximum Propagation Delay Time @ Maximum CL

225 ns @ 50 pF

Dimensions

6.6 x 4.5 x 0.95mm

Maximum Operating Supply Voltage

6 V

Minimum Operating Supply Voltage

2 V

Propagation Delay Test Condition

50pF

Minimum Operating Temperature

-40 °C

Length

6.6mm

Width

4.5mm

Height

0.95mm

Maximum Operating Temperature

+125 °C

The 74HC574: 74HCT574 is an 8-bit positive-edge triggered D-type flip-flop with 3-state outputs. The device features a clock (CP) and output enable (OE) inputs. The flip-flops will store the state of their individual D-inputs that meet the set-up and hold time requirements on the LOW-to-HIGH clock (CP) transition. A HIGH on OE causes the outputs to assume a high-impedance OFF-state. Operation of the OE input does not affect the state of the flip-flops.

Mixed 5 V and 3.3 V applications
Improved signal integrity with integrated termination resistors
High noise immunity
Flow through pin out for easy layout
Wide supply voltage range
Low propagation delay
Overvoltage tolerant input options
Integrated source termination resistor options
Bus hold options
Frequency division
Controlled delays
Interface between asynchronous and synchronous systems