Nexperia 74AUP1G74DC,125 D Type Flip Flop IC, Single Ended, 8-Pin VSSOP

  • RS Stock No. 165-9931
  • Mfr. Part No. 74AUP1G74DC,125
  • Brand Nexperia
Technical Reference
Legislation and Compliance
RoHS Certificate of Compliance
COO (Country of Origin): TH
Product Details

74AUP1G/74AUP2G/74AUP1T Family, Nexperia

74AUP Family

Industry-standard Advanced Ultra-low Power (AUP) logic family products for ultra-low power consumption, small footprint logic solutions for use in 1.8 V and mixed 1.8 V / 3.3 V circuit applications. The AUP logic family offers the following features:

Wide supply voltage range: 0.8 to 3.6V
Schmitt-trigger inputs for high noise immunity
Very low dynamic power dissipation
Enhanced ESD protection
Speed/power optimization

Specifications
Attribute Value
Logic Family AUP
Logic Function D Type
Output Type Single Ended
Mounting Type Surface Mount
Package Type VSSOP
Pin Count 8
Number of Elements per Chip 1
Maximum Propagation Delay Time @ Maximum CL 23.5 ns @ 30 pF
Dimensions 2.1 x 2.4 x 0.85mm
Width 2.4mm
Propagation Delay Test Condition 30pF
Height 0.85mm
Maximum Operating Temperature +125 °C
Minimum Operating Temperature -40 °C
Minimum Operating Supply Voltage 0.8 V
Maximum Operating Supply Voltage 3.6 V
Length 2.1mm
Available to back order for despatch 24/11/2020
Price Each (On a Reel of 3000)
£ 0.133
(exc. VAT)
£ 0.16
(inc. VAT)
Units
Per unit
Per Reel*
3000 +
£0.133
£399.00
*price indicative
Related Products
The 74LVC8T245: 74LVCH8T245 are 8-bit dual supply translating ...
Description:
The 74LVC8T245: 74LVCH8T245 are 8-bit dual supply translating transceivers with 3-state outputs that enable bidirectional level translation. They feature two data input-output ports (pins An and Bn), a direction control input (DIR), an output enable input (OE) and dual supply pins (VCC(A) and VCC(B)). Both VCC(A) and VCC(B) can be ...
The 74LVC273 has eight edge-triggered, D-type flip-flops with ...
Description:
The 74LVC273 has eight edge-triggered, D-type flip-flops with individual Dn inputs and Qn outputs. The common clock (CP) and master reset (MR) inputs load and reset (clear) all flip-flops simultaneously. The state of each Dn input, one set-up time before the LOW-to-HIGH clock transition, is transferred to the corresponding output ...
The 74HC574: 74HCT574 is an 8-bit positive-edge triggered ...
Description:
The 74HC574: 74HCT574 is an 8-bit positive-edge triggered D-type flip-flop with 3-state outputs. The device features a clock (CP) and output enable (OE) inputs. The flip-flops will store the state of their individual D-inputs that meet the set-up and hold time requirements on the LOW-to-HIGH clock (CP) transition. A HIGH ...
The 74LVC74A is a dual edge triggered D-type ...
Description:
The 74LVC74A is a dual edge triggered D-type flip-flop with individual data (n D) inputs, clock (n CP) inputs, set (n SD) and (n RD) inputs, and complementary nQ and nQ outputs. The set and reset are asynchronous active LOW inputs and operate independently of the clock input. Information on ...