DSPIC33EP256GP504-I/PT Microchip DSPIC33EP256GP504, 16 bit Digital Signal Processor 70 MHz 256kB FLASH 44-Pin TQFP

Bulk discount available

Subtotal (1 pack of 2 units)*

£7.20

(exc. VAT)

£8.64

(inc. VAT)

Add to Basket
Select or type quantity
Temporarily out of stock
  • Shipping from 24 June 2026
Need more? Click ‘Check delivery dates’ to find extra stock and lead times.

Units
Per unit
Per Pack*
2 - 8£3.60£7.20
10 +£3.515£7.03

*price indicative

Packaging Options:
RS Stock No.:
177-3764
Mfr. Part No.:
DSPIC33EP256GP504-I/PT
Brand:
Microchip
Find similar products by selecting one or more attributes.
Select all

Brand

Microchip

Maximum Clock Frequency

70MHz

Product Type

Digital Signal Processor

Series

DSPIC33EP256GP504

Device Million Instructions per Second

70MIPS

Data Bus Width

16bit

RAM Size

32kB

Instruction Set Architecture

Harvard

Program Memory Size

256kB

Program Memory Type

FLASH

Minimum Supply Voltage

3V

Numeric and Arithmetic Format

ALU

Maximum Supply Voltage

3.6V

Mount Type

Surface

Number of ADCs

1

Package Type

TQFP

Minimum Operating Temperature

-40°C

Maximum Operating Temperature

85°C

Pin Count

44

Standards/Approvals

No

Length

10mm

Height

1.05mm

PWM Resolution

16bit

Timer Resolution

32bit

ADC Channels

9

ADC Resolution

12bit

Number of PWM Units

3

Automotive Standard

AEC-Q100

Microchip’s dsPIC33E general purpose DSC family features the highest speed 70 MIPS core with excellent performance and code density. It offers superior ADC performance, enhanced CAN communication, CTMU, Op Amps and Peripheral Trigger Generator (PTG) for high-end general purpose applications. These devices are available in various packages and with extended (125°C) temp option.

Operating Conditions

3.0V to 3.6V, -40ºC to +125ºC, DC to 60 MIPS

3.0V to 3.6V, -40ºC to +85ºC, DC to 70 MIPS

dsPIC33E Core

Modified Harvard Architecture

C Compiler Optimized Instruction Set

16-bit Wide Data Path

24-bit Wide Instructions

16x16 Integer Multiply Operations

32/16 and 16/16 Integer Divide Operations

11 Additional Instructions

Two 40-bit Accumulators with Rounding and Saturation Options

Related links