DSPIC33EP128MC206-I/PT Microchip DSPIC33EP128MC206, 16bit Digital Signal Processor 70MHz 128 kB Flash 64-Pin TQFP

View all Digital Signal Processors

Subtotal (1 tray of 160 units)*

£359.68

(exc. VAT)

£431.68

(inc. VAT)

Add to Basket
Select or type quantity
Being discontinued
  • Final 2,400 unit(s), ready to ship
Units
Per unit
Per Tray*
160 +£2.248£359.68

*price indicative

RS Stock No.:
177-3511
Mfr. Part No.:
DSPIC33EP128MC206-I/PT
Brand:
Microchip
Find similar products by selecting one or more attributes.
Select all

Brand

Microchip

Maximum Frequency

70MHz

Series

DSPIC33EP128MC206

Device Million Instructions per Second

70MIPS

Data Bus Width

16bit

RAM Size

16 kB

Instruction Set Architecture

Harvard

Program Memory Size

128 kB

Program Memory Type

Flash

Numeric and Arithmetic Format

ALU

Mounting Type

Surface Mount

Package Type

TQFP

Pin Count

64

Number of UART Channels

2

Timers

2 x 32-bit, 5 x 16-bit

Dimensions

10 x 10 x 1.05mm

Number of Timers

2

Number of I2C Channels

2

Pulse Width Modulation

3 (6 x 16 bit)

Number of SPI Channels

2

Width

10mm

PWM Channels

6

Height

1.05mm

Timer Resolution

16 bit, 32bit

ADCs

1 (16 x 12 bit)

Length

10mm

Automotive Standard

AEC-Q100

Number of PWM Units

3

Maximum Operating Temperature

+85 °C

Number of ADC Units

1

ADC Channels

16

PWM Resolution

16bit

Minimum Operating Temperature

-40 °C

ADC Resolution

12bit

Microchip’s dsPIC33E family of digital signal controllers (DSCs) features a 70 MIPS dsPIC® DSC core with integrated DSP and enhanced on-chip peripherals. These DSCs enable the design of high-performance, precision motor control systems that are more energy efficient, quieter in operation, have a great range and extended life. They can be used to control brushless DC, permanent magnet synchronous, AC induction and stepper motors. These devices are also ideal for high-performance general purpose applications.

Operating Conditions
3.0V to 3.6V, -40ºC to +125ºC, DC to 60 MIPS
3.0V to 3.6V, -40ºC to +85ºC, DC to 70 MIPS
dsPIC33E Core
Modified Harvard Architecture
C Compiler Optimized Instruction Set
16-bit Wide Data Path
24-bit Wide Instructions
16x16 Integer Multiply Operations
32/16 and 16/16 Integer Divide Operations
11 Additional Instructions
Two 40-bit Accumulators with Rounding and Saturation Options

Related links