dsPIC33AK512MC205T-I/PT Microchip dsPIC33A, 16 bit Digital Signal Processor (DSP) 200 MHz 512kB FLASH 48-Pin TQFP

Subtotal (1 reel of 1600 units)*

£2,940.80

(exc. VAT)

£3,529.60

(inc. VAT)

Add to Basket
Select or type quantity
Temporarily out of stock
  • Shipping from 17 August 2026
Need more? Click ‘Check delivery dates’ to find extra stock and lead times.
Units
Per unit
Per Reel*
1600 +£1.838£2,940.80

*price indicative

RS Stock No.:
636-216
Mfr. Part No.:
dsPIC33AK512MC205T-I/PT
Brand:
Microchip
Find similar products by selecting one or more attributes.
Select all

Brand

Microchip

Maximum Clock Frequency

200MHz

Product Type

Digital Signal Processor (DSP)

Series

dsPIC33A

Device Million Instructions per Second

200MIPS

Data Bus Width

16bit

RAM Size

64kB

Core

dsPIC33

Instruction Set Architecture

CISC, DSP

Program Memory Size

512kB

Program Memory Type

FLASH

Numeric and Arithmetic Format

16 Bit, 32 Bit, Double Precision Floating Point Unit, Single

Minimum Supply Voltage

3V

Mount Type

Surface

Maximum Supply Voltage

3.6V

Minimum Operating Temperature

-40°C

Number of PWM Channels

16

Package Type

TQFP

Number of ADCs

5

Maximum Operating Temperature

150°C

Pin Count

48

Standards/Approvals

IEC 60730, IEC 61508, ISO 26262, AEC-Q100

PWM Resolution

78ps

Number of PWM Units

8

ADC Resolution

12bit

ADC Channels

5

Automotive Standard

AEC Grade 0, AEC-Q100 Rev H Grade 2, AEC Grade 1

COO (Country of Origin):
TH
The Microchip Digital Signal Controller with 32/64bit Floating-Point Unit (FPU) and up to 512KB Flash Program Memory and 64KB SRAM Data Memory. High-speed 40MSPS 12-bit ADCs, high-bandwidth 100MHz op amps with low input voltage offset, fast 5nS comparators and high-speed PWM outputs designed to optimize real-time control applications. Designed as per ISO 26262 and IEC 61508 Functional Safety Compliance, the family offers on-chip security features and AEC-Q100 qualification support.

32 bit wide data paths

Single and double precision floating-point unit coprocessor

Edge or level change notification interrupt on I/O pins

Peripheral pin select remappable pins to reduce board layout complexity

Multiple interrupt vectors with individual programmable priority

Five external interrupt pins

Related links