ON Semiconductor NB6L295MNGEVB, Programmable Delay Evaluation Board for NB6L295MNG

Technical Reference
Legislation and Compliance
RoHS Certificate of Compliance
Product Details

The NB6L295 Evaluation Board was designed to provide a flexible and convenient platform to quickly evaluate, characterize and verify the operation and performance of the NB6L295MNG (LVPECL) and NB6L295MMNG (CML) Dual Channel Programmable Delay. The NB6L295M Evaluation Board was also designed to accommodate a custom QFN-24 socket. Therefore, some external components were installed on the bottom side of the board.

Specifications
Attribute Value
Clock/Timer Function Programmable Delay
Kit Classification Evaluation Board
Featured Device NB6L295MNG
3 In stock for FREE next working day delivery
Price Each
£ 595.70
(exc. VAT)
£ 714.84
(inc. VAT)
Units
Per unit
1 +
£595.70
Related Products
The NB6L14M is a 3.0GHz differential 1:4 CML ...
Description:
The NB6L14M is a 3.0GHz differential 1:4 CML clock or data fanout buffer. The differential inputs incorporate internal 50-ohm termination resistors that are accessed through the VT pin. This feature allows the NB6L14M to accept various logic standards, such as CML, LVCMOS, LVTTL, CML, or LVDS logic levels. The 16mA ...
The NB6L14 is a 3.0 GHz differential 1:4 ...
Description:
The NB6L14 is a 3.0 GHz differential 1:4 LVPECL fanout buffer. The differential inputs incorporate internal 50-ohm termination resistors that are accessed through the VT pin. This feature allows the NB6L14 to accept various logic standards, such as LVPECL, LVCMOS, LVTTL, CML, or LVDS logic levels. The VREF_AC reference output ...
Based on Silicon Labs proprietary Multi Synth™ flexible ...
Description:
Based on Silicon Labs proprietary Multi Synth™ flexible frequency synthesis technology, the Si5332 generates any combination of output frequencies with excellent jitter performance (230 fs rms). The device's highly flexible architecture enables a single device to generate a wide range of integer and non-integer related frequencies on up to 12 ...
The Si5317-EVB is intended for evaluating the high-performance ...
Description:
The Si5317-EVB is intended for evaluating the high-performance Si5317, 1:1 jitter-attenuating clock cleaner. Third generation DSPLL technology provides a PLL solution eliminating the need for an external voltage controlled crystal oscillator and loop filters. No software required DSPLL loop bandwidth is user programmable USB-powered or an external power supply Selectable ...