Renesas Electronics RC32504A000GNK#BB0, Frequency Synthesizer 8 24-Pin 24-QFN
- RS Stock No.:
- 230-6593
- Mfr. Part No.:
- RC32504A000GNK#BB0
- Brand:
- Renesas Electronics
Subtotal (1 tray of 490 units)*
£3,933.72
(exc. VAT)
£4,720.66
(inc. VAT)
FREE delivery for orders over £50.00
Temporarily out of stock
- Shipping from 15 January 2026
Need more? Click ‘Check delivery dates’ to find extra stock and lead times.
Units | Per unit | Per Tray* |
---|---|---|
490 + | £8.028 | £3,933.72 |
*price indicative
- RS Stock No.:
- 230-6593
- Mfr. Part No.:
- RC32504A000GNK#BB0
- Brand:
- Renesas Electronics
Specifications
Technical Reference
Legislation and Compliance
Product Details
Find similar products by selecting one or more attributes.
Select all | Attribute | Value |
---|---|---|
Brand | Renesas Electronics | |
Conversion Rate | 20Gsps | |
Maximum Output Frequency | 180MHz | |
Mounting Type | Surface Mount | |
Number of Elements per Chip | 8 | |
Package Type | 24-QFN | |
Pin Count | 24 | |
Select all | ||
---|---|---|
Brand Renesas Electronics | ||
Conversion Rate 20Gsps | ||
Maximum Output Frequency 180MHz | ||
Mounting Type Surface Mount | ||
Number of Elements per Chip 8 | ||
Package Type 24-QFN | ||
Pin Count 24 | ||
The Renesas Electronics RC32504A universal frequency translator is a small, low-power timing component designed to be placed immediately adjacent to a PHY, switch, ASIC or FPGA that requires several reference clocks with jitter performance less than 100fs. It can act as a frequency synthesizer to locally generate the reference clock, a jitter attenuator to perform local clean-up and/or frequency translation of a centrally-supplied reference, a Synchronous Ethernet equipment clock to perform passband filtering and clean-up of network-supplied references or as a DCO for frequency margining or OTN clock applications.
Jitter below 100fs RMS (10kHz to 20MHz)
Compliant with ITU-T G.8262 for synchronous Ethernet/OTN (EEC/OEC) and ITU-T G.8262.1 for enhanced synchronous Ethernet/OTN (eEEC/eOEC)
PLL core consists of fractional-feedback Analog PLL (APLL) which can optionally be steered by a Digital PLL (DPLL)
Programmable input buffer supports HCSL, LVDS, or two LVCMOS with no external terminations needed
Reference monitor qualifies/disqualifies input clock
Programmable status output
Supports up to 1MHz I2C or up to 20MHz SPI serial processor port
Can configure itself automatically after reset through internal customer-definable One-Time Programmable (OTP) memory with up to four different configurations
4 x 4 mm 24-QFN package
4 differential/8 LVCMOS outputs
Output Enable input with programmable effect
Compliant with ITU-T G.8262 for synchronous Ethernet/OTN (EEC/OEC) and ITU-T G.8262.1 for enhanced synchronous Ethernet/OTN (eEEC/eOEC)
PLL core consists of fractional-feedback Analog PLL (APLL) which can optionally be steered by a Digital PLL (DPLL)
Programmable input buffer supports HCSL, LVDS, or two LVCMOS with no external terminations needed
Reference monitor qualifies/disqualifies input clock
Programmable status output
Supports up to 1MHz I2C or up to 20MHz SPI serial processor port
Can configure itself automatically after reset through internal customer-definable One-Time Programmable (OTP) memory with up to four different configurations
4 x 4 mm 24-QFN package
4 differential/8 LVCMOS outputs
Output Enable input with programmable effect