8P34S1102NLGI, Clock Buffer LVDS, 2-Input, 16-Pin VFQFN
- RS Stock No.:
- 216-6222P
- Mfr. Part No.:
- 8P34S1102NLGI
- Brand:
- Renesas Electronics
Bulk discount available
Subtotal 10 units (supplied in a tube)*
£67.20
(exc. VAT)
£80.60
(inc. VAT)
Stock information currently inaccessible - Please check back later
Units | Per unit |
|---|---|
| 10 - 18 | £6.72 |
| 20 - 48 | £6.59 |
| 50 - 98 | £5.935 |
| 100 + | £5.565 |
*price indicative
- RS Stock No.:
- 216-6222P
- Mfr. Part No.:
- 8P34S1102NLGI
- Brand:
- Renesas Electronics
Specifications
Technical Reference
Legislation and Compliance
Product Details
Find similar products by selecting one or more attributes.
Select all | Attribute | Value |
|---|---|---|
| Brand | Renesas Electronics | |
| Logic Family | LVDS | |
| Logic Function | Clock Buffer | |
| Input Signal Type | LVDS | |
| Number of Clock Inputs | 2 | |
| Package Type | VFQFN | |
| Pin Count | 16 | |
| Select all | ||
|---|---|---|
Brand Renesas Electronics | ||
Logic Family LVDS | ||
Logic Function Clock Buffer | ||
Input Signal Type LVDS | ||
Number of Clock Inputs 2 | ||
Package Type VFQFN | ||
Pin Count 16 | ||
The Renesas Electronics IDT8P34S1102I is a high-performance differential LVDS fanout buffer. The device is designed for the fanout of high-frequency, very low additive phase-noise clock and data signals. The IDT8P34S1102I is characterized to operate from a 1.8V power supply. Guaranteed output-to-output and part-to-part skew characteristics make the IDT8P34S1102I ideal for those clock distribution applications demanding well-defined performance and repeatability. One differential input and two low skew outputs are available.
Two low skew, low additive jitter LVDS output pairs
One differential clock input pair
Differential CLK, nCLK pairs can accept the following differential
input levels: LVDS, CML
Maximum input clock frequency: 1.2GHz
Output skew: 3ps (typical)
Propagation delay: 400ps (maximum)
Low additive phase jitter, RMS
One differential clock input pair
Differential CLK, nCLK pairs can accept the following differential
input levels: LVDS, CML
Maximum input clock frequency: 1.2GHz
Output skew: 3ps (typical)
Propagation delay: 400ps (maximum)
Low additive phase jitter, RMS
fREF = 156.25MHz,
12kHz- 20MHz: 42fs (typical)
Maximum device current consumption (IEE): 48mA
Full 1.8V supply voltage
Lead-free (RoHS 6), 16-Lead VFQFN packaging
-40°C to 85°C ambient operating temperature
12kHz- 20MHz: 42fs (typical)
Maximum device current consumption (IEE): 48mA
Full 1.8V supply voltage
Lead-free (RoHS 6), 16-Lead VFQFN packaging
-40°C to 85°C ambient operating temperature