Renesas Electronics 5V2310PGGI Clock Buffer 24-Pin TSSOP
- RS Stock No.:
- 254-4947P
- Mfr. Part No.:
- 5V2310PGGI
- Brand:
- Renesas Electronics
Bulk discount available
Subtotal 10 units (supplied in a tube)*
£33.70
(exc. VAT)
£40.40
(inc. VAT)
FREE delivery for orders over £50.00
In Stock
- 186 unit(s) ready to ship
Need more? Click ‘Check delivery dates’ to find extra stock and lead times.
Units | Per unit |
---|---|
10 - 18 | £3.37 |
20 - 24 | £3.305 |
26 - 98 | £3.195 |
100 + | £2.76 |
*price indicative
- RS Stock No.:
- 254-4947P
- Mfr. Part No.:
- 5V2310PGGI
- Brand:
- Renesas Electronics
Specifications
Technical Reference
Legislation and Compliance
Product Details
Find similar products by selecting one or more attributes.
Select all | Attribute | Value |
---|---|---|
Brand | Renesas Electronics | |
Number of Elements per Chip | 10 | |
Maximum Supply Current | 50 mA | |
Maximum Input Frequency | 200MHz | |
Mounting Type | Surface Mount | |
Package Type | TSSOP | |
Pin Count | 24 | |
Select all | ||
---|---|---|
Brand Renesas Electronics | ||
Number of Elements per Chip 10 | ||
Maximum Supply Current 50 mA | ||
Maximum Input Frequency 200MHz | ||
Mounting Type Surface Mount | ||
Package Type TSSOP | ||
Pin Count 24 | ||
The Renesas Electronics high performance, low skew clock buffer that operates up to 200MHz. Two banks of five outputs each provide low skew copies of CLK. Through the use of control pins 1G and 2G, the outputs of banks 1Y(0:4) and 2Y(0:4) can be placed in a low state regardless of CLK input. The device operates in 2.5V and 3.3V environments. The built-in output enable glitch suppression ensures a synchronized output enable sequence to distribute full period clock signals. The IDT5V2310 is characterized for operation from -40°C to +85°C.
High performance 1:10 clock driver for general purpose applications
Pin-to-pin skew < 100 ps
VDD range is 2.3 V to 3.6 V
Output enable glitch suppression
Distributes one clock input to two banks of five outputs
25 Ω on-chip series dampening resistors
Available in TSSOP package
Pin-to-pin skew < 100 ps
VDD range is 2.3 V to 3.6 V
Output enable glitch suppression
Distributes one clock input to two banks of five outputs
25 Ω on-chip series dampening resistors
Available in TSSOP package