Alliance Memory AS4C32M16SA-7TCN, SDRAM 512Mbit Surface Mount, 133MHz, 54-Pin TSOP

Technical Reference
Legislation and Compliance
RoHS Certificate of Compliance
COO (Country of Origin): TW
Product Details

Synchronous DRAM, Alliance Memory

Specifications
Attribute Value
Memory Size 512Mbit
Organisation 32M x 16 bit
Data Rate 133MHz
Data Bus Width 16bit
Number of Bits per Word 16bit
Maximum Random Access Time 6ns
Number of Words 8M
Mounting Type Surface Mount
Package Type TSOP
Pin Count 54
Dimensions 22.2 x 10.16 x 1mm
Height 1mm
Length 22.2mm
Maximum Operating Supply Voltage 3.6 V
Width 10.16mm
Minimum Operating Supply Voltage 3 V
Minimum Operating Temperature 0 °C
Maximum Operating Temperature +70 °C
1 In stock for FREE next working day delivery
Price Each
£ 11.67
(exc. VAT)
£ 14.00
(inc. VAT)
Units
Per unit
1 - 9
£11.67
10 - 39
£10.81
40 - 79
£10.27
80 - 399
£9.76
400 +
£9.46
Packaging Options:
Related Products
AS4C1M16S-7TCN | Alliance Memory AS4C1M16S-7TCN, SDRAM 16Mbit Surface ...
Description:
AS4C1M16S-7TCN | Alliance Memory AS4C1M16S-7TCN, SDRAM 16Mbit Surface Mount, 143MHz, 50-Pin TSOP
ISSI SDR SDRAM range offers synchronous interface with ...
Description:
ISSI SDR SDRAM range offers synchronous interface with programmable CAS Latency (2/3 clocks). High speed data transfer is achieved using the pipeline process and the Synchronous DRAM SDR series offer burst read/write and burst read/single write making them ideally for use in computers applications. ISSI’s SDR SDRAM devices come in ...
ISSI SDR SDRAM range offers synchronous interface with ...
Description:
ISSI SDR SDRAM range offers synchronous interface with programmable CAS Latency (2/3 clocks). High speed data transfer is achieved using the pipeline process and the Synchronous DRAM SDR series offer burst read/write and burst read/single write making them ideally for use in computers applications. ISSI’s SDR SDRAM devices come in ...
The W9751G8KB is a 512M bits DDR2 SDRAM, ...
Description:
The W9751G8KB is a 512M bits DDR2 SDRAM, and speed involving -18/-25/25I and -3. Double Data Rate architecture: two data transfers per clock cycle CAS Latency: 3, 4, 5, 6 and 7Burst Length: 4 and 8Bi-directional, differential data strobes (DQS and /DQS ) are transmitted / received with data Edge-aligned ...