Terasic P0024 GPIO to HSMC/HSTC Adapter Board

  • RS Stock No. 768-9048
  • Mfr. Part No. P0024
  • Brand Terasic
Technical Reference
Legislation and Compliance
RoHS Certificate of Compliance
Product Details

Terasic GPIO-HSTC Adapter Board

The HTG Card is designed to convert a High-Speed Terasic connector (HSTC) or a High-Speed Mezzanine connector (HSMC) I/Os to three 40-pin expansion prototype connectors, which are compatible with Altera DE3/DE2-115/DE2/DE1/DE0 expansion headers. Users can connect up to three Altera DE3/DE2-115/DE2/DE1/DE0 boards (or associated daughter cards) onto a HSTC/HSMC-interfaced host board via a HTG Card.

Convert HSTC/HSMC-interfaced I/O to standard 40-pin expansion connectors
Allow users to connect Altera DE3/DE2-115/DE2/DE1/DE0 boards to a HSTC/HSMC-interfaced host board
Provide test points for signal measurement

An FPGA is a semiconductor device consisting of a matrix of Configurable Logic Blocks (CLBs) connected through programmable interconnects. The user determines these interconnections by programming SRAM. A CLB can be simple (AND, OR gates, etc) or complex (a block of RAM). The FPGA allows changes to be made to a design even after the device is soldered into a PCB.

Specifications
Attribute Value
Kit Classification Adapter Board
Kit Name GPIO to HSMC/HSTC
8 In stock for FREE next working day delivery
Price Each
£ 49.61
(exc. VAT)
£ 59.53
(inc. VAT)
Units
Per unit
1 +
£49.61
Related Products
The NB6L14M is a 3.0GHz differential 1:4 CML ...
Description:
The NB6L14M is a 3.0GHz differential 1:4 CML clock or data fanout buffer. The differential inputs incorporate internal 50-ohm termination resistors that are accessed through the VT pin. This feature allows the NB6L14M to accept various logic standards, such as CML, LVCMOS, LVTTL, CML, or LVDS logic levels. The 16mA ...
The NB6L14 is a 3.0 GHz differential 1:4 ...
Description:
The NB6L14 is a 3.0 GHz differential 1:4 LVPECL fanout buffer. The differential inputs incorporate internal 50-ohm termination resistors that are accessed through the VT pin. This feature allows the NB6L14 to accept various logic standards, such as LVPECL, LVCMOS, LVTTL, CML, or LVDS logic levels. The VREF_AC reference output ...
The NB6L72 is a high-bandwidth fully differential 2 ...
Description:
The NB6L72 is a high-bandwidth fully differential 2 x 2 clock or data Crosspoint Switch with internal source termination and LVPECL output structure, optimized for low skew and minimal jitter. The differential inputs incorporate internal 50-ohm termination resistors and will accept LVPECL, CML, LVDS, LVCMOS, or LVTTL logic levels. The ...
The NB3N3020DTG is a high precision, low phase ...
Description:
The NB3N3020DTG is a high precision, low phase noise selectable clock multiplier. The device takes a 5 - 27 MHz fundamental mode parallel resonant crystal or a 2 - 210 MHz LVCMOS single ended clock source and generates a differential LVPECL output and a single ended LVCMOS/LVTTL output at a ...