Infineon NOR 64Mbit CFI Flash Memory 48-Pin BGA, S29GL064S70BHI030

Subtotal (1 tray of 338 units)*

£834.86

(exc. VAT)

£1,000.48

(inc. VAT)

Add to Basket
Select or type quantity
In Stock
  • 3,042 unit(s) ready to ship
Need more? Click ‘Check delivery dates’ to find extra stock and lead times.
Units
Per unit
Per Tray*
338 +£2.47£834.86

*price indicative

RS Stock No.:
193-8825
Mfr. Part No.:
S29GL064S70BHI030
Brand:
Infineon
Find similar products by selecting one or more attributes.
Select all

Brand

Infineon

Memory Size

64Mbit

Interface Type

CFI

Package Type

BGA

Pin Count

48

Organisation

8M x 8 bit

Mounting Type

Surface Mount

Cell Type

NOR

Minimum Operating Supply Voltage

2.7 V

Maximum Operating Supply Voltage

3.6 V

Block Organisation

Asymmetrical

Length

8.15mm

Height

0.84mm

Width

6.15mm

Dimensions

8.15 x 6.15 x 0.84mm

Automotive Standard

AEC-Q100

Minimum Operating Temperature

-40 °C

Maximum Operating Temperature

+85 °C

Number of Words

8M

Series

S29GL

Number of Bits per Word

8bit

Maximum Random Access Time

70ns

The S29GL-S mid density family of devices are 3.0-volt single-power flash memory manufactured using 65 nm MirrorBit technology.
The S29GL064S is a 64-Mb device organized as 4,194,304 words or 8,388,608 bytes. Depending on the model number, the devices have 16bit wide data bus only, or a 16bit wide data bus that can also function as an 8bit wide data bus by using the BYTE# input.
The devices can be programmed either in the host system or in standard EPROM programmers. Access times as fast as 70 ns are available. Package offerings include 48pin TSOP, 56pin TSOP, 48-ball fine-pitch BGA, and 64-ball Fortified BGA, depending on model number. Each device has separate chip enable (CE#), write enable (WE#) and output enable (OE#) controls. Each device requires only a single 3.0-volt power supply for both read and write functions. In addition to a VCC input, a high-voltage accelerated program (ACC) feature is supported through increased voltage on the WP#/ACC or ACC input. This feature is intended to facilitate system production. Commands are written to the device using standard microprocessor write timing. Write cycles also internally latch addresses and data needed for the programming and erase operations.
The sector erase architecture allows memory sectors to be erased and reprogrammed without affecting the data contents of other sectors. The device is fully erased when shipped from the factory.
The Advanced Sector Protection features several levels of sector protection, which can disable both the program and erase operations in certain sectors.