Nexperia 74HCT138D,652, Decoder, 16-Pin SO
- RS Stock No.:
- 170-8066
- Mfr. Part No.:
- 74HCT138D,652
- Brand:
- Nexperia
Currently unavailable
We don’t know if this item will be back in stock, it is being discontinued by the manufacturer.
- RS Stock No.:
- 170-8066
- Mfr. Part No.:
- 74HCT138D,652
- Brand:
- Nexperia
Specifications
Technical Reference
Legislation and Compliance
Product Details
Find similar products by selecting one or more attributes.
Select all | Attribute | Value |
|---|---|---|
| Brand | Nexperia | |
| Mounting Type | Surface Mount | |
| Package Type | SO | |
| Pin Count | 16 | |
| Dimensions | 10 x 4 x 1.45mm | |
| Maximum Operating Supply Voltage | 6 V | |
| Maximum Operating Temperature | +125 °C | |
| Minimum Operating Temperature | -40 °C | |
| Minimum Operating Supply Voltage | 2 V | |
Select all | ||
|---|---|---|
Brand Nexperia | ||
Mounting Type Surface Mount | ||
Package Type SO | ||
Pin Count 16 | ||
Dimensions 10 x 4 x 1.45mm | ||
Maximum Operating Supply Voltage 6 V | ||
Maximum Operating Temperature +125 °C | ||
Minimum Operating Temperature -40 °C | ||
Minimum Operating Supply Voltage 2 V | ||
The 74HC138, 74HCT138 decodes three binary weighted address inputs (A0, A1 and A2) to eight mutually exclusive outputs (Y0 to Y7). The device features three enable inputs (E1, E2 and E3). Every output will be HIGH unless E1 and E2 are LOW and E3 is HIGH. This multiple enable function allows easy parallel expansion to a 1-of-32 (5 to 32 lines) decoder with just four 138 ICs and one inverter. The 138 can be used as an eight output demultiplexer by using one of the active LOW enable inputs as the data input and the remaining enable inputs as strobes.
Multiple input enable for easy expansion or independent controls
Integrated input latch to store the address of decoder lines
Ideal for memory chip select decoding
Asynchronous and synchronous load options
Overvoltage tolerant input options
Inverting and non-inverting output options
3-stage outputs
High frequency
Can be cascaded
Key applications
Selection of memory banks and peripherals
I/O expansion
Integrated input latch to store the address of decoder lines
Ideal for memory chip select decoding
Asynchronous and synchronous load options
Overvoltage tolerant input options
Inverting and non-inverting output options
3-stage outputs
High frequency
Can be cascaded
Key applications
Selection of memory banks and peripherals
I/O expansion
