Microchip 25LC160-I/SN, 16kB EEPROM Chip, 230ns 8-Pin SOIC-8 SPI
- RS Stock No.:
- 236-8794P
- Mfr. Part No.:
- 25LC160-I/SN
- Brand:
- Microchip
Bulk discount available
Subtotal 10 units (supplied in a tube)*
£8.70
(exc. VAT)
£10.40
(inc. VAT)
FREE delivery for orders over £50.00
In Stock
- Plus 286 unit(s) shipping from 06 October 2025
Need more? Click ‘Check delivery dates’ to find extra stock and lead times.
Units | Per unit |
---|---|
10 - 24 | £0.87 |
25 - 49 | £0.86 |
50 - 74 | £0.85 |
75 + | £0.84 |
*price indicative
- RS Stock No.:
- 236-8794P
- Mfr. Part No.:
- 25LC160-I/SN
- Brand:
- Microchip
Specifications
Technical Reference
Legislation and Compliance
Product Details
Find similar products by selecting one or more attributes.
Select all | Attribute | Value |
---|---|---|
Brand | Microchip | |
Memory Size | 16kB | |
Interface Type | SPI | |
Package Type | SOIC-8 | |
Mounting Type | Surface Mount | |
Pin Count | 8 | |
Organisation | 2K x 8 bit | |
Minimum Operating Supply Voltage | 2.5 V | |
Maximum Operating Supply Voltage | 5.5 V | |
Programming Voltage | 2.5 → 5.5V | |
Number of Bits per Word | 8bit | |
Dimensions | 4.9 x 3.9 x 1.5mm | |
Maximum Random Access Time | 230ns | |
Maximum Operating Temperature | +85 °C | |
Number of Words | 2k | |
Minimum Operating Temperature | -40 °C | |
Data Retention | 200yr | |
Select all | ||
---|---|---|
Brand Microchip | ||
Memory Size 16kB | ||
Interface Type SPI | ||
Package Type SOIC-8 | ||
Mounting Type Surface Mount | ||
Pin Count 8 | ||
Organisation 2K x 8 bit | ||
Minimum Operating Supply Voltage 2.5 V | ||
Maximum Operating Supply Voltage 5.5 V | ||
Programming Voltage 2.5 → 5.5V | ||
Number of Bits per Word 8bit | ||
Dimensions 4.9 x 3.9 x 1.5mm | ||
Maximum Random Access Time 230ns | ||
Maximum Operating Temperature +85 °C | ||
Number of Words 2k | ||
Minimum Operating Temperature -40 °C | ||
Data Retention 200yr | ||
The Microchip 16 K bit serial electrically erasable PROM memory is accessed via a simple serial peripheral interface SPI compatible serial bus. The bus signals required are a clock input SCK plus separate data in SI and data out SO lines. Access to the device is controlled through a chip select CS input. Communication to the device can be paused via the hold pin HOLD. While the device is paused, transitions on its inputs will be ignored, with the exception of chip select, allowing the host to service higher priority interrupts.
Low power CMOS technology
Write current 3 mA maximum
Read current 500 micro A typical
Standby current 500 nA typical
2048 x 8 bit organization
16 byte page
Write cycle time 5 ms maximum
Self-timed erase and write cycles
Write current 3 mA maximum
Read current 500 micro A typical
Standby current 500 nA typical
2048 x 8 bit organization
16 byte page
Write cycle time 5 ms maximum
Self-timed erase and write cycles