ON Semiconductor NB6L14MMNGEVB, Clock-Data Fanout Buffer Evaluation Board for NB6L14MMNG

Technical Reference
Legislation and Compliance
RoHS Certificate of Compliance
Product Details

The NB6L14M is a 3.0GHz differential 1:4 CML clock or data fanout buffer. The differential inputs incorporate internal 50-ohm termination resistors that are accessed through the VT pin. This feature allows the NB6L14M to accept various logic standards, such as CML, LVCMOS, LVTTL, CML, or LVDS logic levels. The 16mA differential CML outputs provide matching internal 50-ohm terminations and produce 400mV output swings when externally terminated with a 50-ohm resistor to VCC. The VREFAC reference output can be used to rebias capacitor-coupled differential or single-ended input signals. The 1:4 fanout design was optimized for low output skew applications. The NB6L14M is a member of the ECLinPS MAX family of high performance clock and data management products.

Specifications
Attribute Value
Clock/Timer Function Clock-Data Fanout Buffer
Kit Classification Evaluation Board
Featured Device NB6L14MMNG
2 In stock for FREE next working day delivery
Price Each
£ 368.03
(exc. VAT)
£ 441.64
(inc. VAT)
Units
Per unit
1 +
£368.03
Related Products
TIMER click is a mikroBUS add-on board for ...
Description:
TIMER click is a mikroBUS add-on board for recording Elapsed-Time. It features the Maxim DS1682, a Total-Elapsed-Time Recorder with Alarm. A 32-Bit Elapsed Time Counter monitors the event duration with a Quarter of a Second resolution. The TIMER click records the total time that the event input has been active, ...
The NB4N855SMEVB has been developed as a convenience ...
Description:
The NB4N855SMEVB has been developed as a convenience for the customers interested in performing their own device engineering assessment. This evaluation board provides a high bandwidth 50 ohm controlled impedance environment. The NB4N855SMEVB Manual contains appropriate lab setup, assembly instructions and bill of materials. Guaranteed Input Clock Frequency up to ...
The NB3N5573DTGEVB evaluation board is designed to quickly ...
Description:
The NB3N5573DTGEVB evaluation board is designed to quickly evaluate the NB3N5573 device, a high precision, low phase noise clock generator that supports PCI Express and Ethernet requirements. The device takes a 25 MHz fundamental mode parallel resonant crystal and generates differential HCSL output at 25 MHz, 100 MHz, 125 MHz ...
The Si5317-EVB is intended for evaluating the high-performance ...
Description:
The Si5317-EVB is intended for evaluating the high-performance Si5317, 1:1 jitter-attenuating clock cleaner. Third generation DSPLL technology provides a PLL solution eliminating the need for an external voltage controlled crystal oscillator and loop filters. No software requiredDSPLL loop bandwidth is user programmableUSB-powered or an external power supplySelectable external reference clock ...