Nexperia 74HCT373D,653, Octal Octal D Type Latch, 8-Bit Non-Inverting, 20-Pin SO-20
- RS Stock No.:
- 170-5429P
- Mfr. Part No.:
- 74HCT373D,653
- Brand:
- Nexperia
Bulk discount available
Subtotal 125 units (supplied on a continuous strip)*
£35.50
(exc. VAT)
£42.625
(inc. VAT)
FREE delivery for orders over £50.00
In Stock
- 725 unit(s) ready to ship
Need more? Click ‘Check delivery dates’ to find extra stock and lead times.
Units | Per unit |
---|---|
125 - 475 | £0.284 |
500 - 1225 | £0.271 |
1250 + | £0.216 |
*price indicative
- RS Stock No.:
- 170-5429P
- Mfr. Part No.:
- 74HCT373D,653
- Brand:
- Nexperia
Specifications
Technical Reference
Legislation and Compliance
Product Details
Find similar products by selecting one or more attributes.
Select all | Attribute | Value |
---|---|---|
Brand | Nexperia | |
Logic Family | 74HCT | |
Logic Function | D Type | |
Number of Elements per Chip | 8 | |
Number of Channels per Chip | 8 | |
Polarity | Non-Inverting | |
Mounting Type | Surface Mount | |
Package Type | SO-20 | |
Pin Count | 20 | |
Maximum Operating Temperature | +125 °C | |
Height | 2.45mm | |
Minimum Operating Supply Voltage | 4.5 V | |
Dimensions | 13 x 7.6 x 2.45mm | |
Minimum Operating Temperature | -40 °C | |
Width | 7.6mm | |
Maximum Operating Supply Voltage | 5.5 V | |
Length | 13mm | |
Select all | ||
---|---|---|
Brand Nexperia | ||
Logic Family 74HCT | ||
Logic Function D Type | ||
Number of Elements per Chip 8 | ||
Number of Channels per Chip 8 | ||
Polarity Non-Inverting | ||
Mounting Type Surface Mount | ||
Package Type SO-20 | ||
Pin Count 20 | ||
Maximum Operating Temperature +125 °C | ||
Height 2.45mm | ||
Minimum Operating Supply Voltage 4.5 V | ||
Dimensions 13 x 7.6 x 2.45mm | ||
Minimum Operating Temperature -40 °C | ||
Width 7.6mm | ||
Maximum Operating Supply Voltage 5.5 V | ||
Length 13mm | ||
- COO (Country of Origin):
- CN
The 74HC373, 74HCT373 is an octal D-type transparent latch with 3-state outputs. The device features latch enable (LE) and output enable (OE) inputs. When LE is HIGH, data at the inputs enter the latches. In this condition the latches are transparent, a latch output will change each time its corresponding D-input changes. When LE is LOW the latches store the information that was present at the inputs a set-up time preceding the HIGH-to-LOW transition of LE.
Mixed 5 V and 3.3 V applications
Save board space
Low cost interface solutions
Improved signal integrity for complex layouts
Wide supply voltage range
Low propagation delay
Overvoltage tolerant
Source termination
Low input threshold
CMOS low power
Key applications
Memory controllers
Backplane interfaces
Save board space
Low cost interface solutions
Improved signal integrity for complex layouts
Wide supply voltage range
Low propagation delay
Overvoltage tolerant
Source termination
Low input threshold
CMOS low power
Key applications
Memory controllers
Backplane interfaces