Toshiba 74HC540D Inverting 3 State Dual Bus Buffer, 20-Pin SOIC

Bulk discount available

Subtotal (1 pack of 10 units)*

£3.53

(exc. VAT)

£4.24

(inc. VAT)

Add to Basket
Select or type quantity
In Stock
  • Plus 50 unit(s) shipping from 19 January 2026
  • Plus 30 unit(s) shipping from 19 January 2026
  • Plus 690 unit(s) shipping from 26 January 2026
Need more? Click ‘Check delivery dates’ to find extra stock and lead times.
Units
Per unit
Per Pack*
10 - 40£0.353£3.53
50 - 90£0.302£3.02
100 - 490£0.245£2.45
500 - 990£0.238£2.38
1000 +£0.233£2.33

*price indicative

Packaging Options:
RS Stock No.:
171-3086
Mfr. Part No.:
74HC540D
Brand:
Toshiba
Find similar products by selecting one or more attributes.
Select all

Brand

Toshiba

Product Type

Dual Bus Buffer

Logic Family

74HC

Logic Function

Buffer

Schmitt Trigger Input

No

Input Type

CMOS

Output Type

3 State

Mount Type

Surface

Polarity

Inverting

Minimum Supply Voltage

2V

Package Type

SOIC

Pin Count

20

Maximum Supply Voltage

6V

Minimum Operating Temperature

-40°C

Maximum Propagation Delay Time @ CL

150ns

Maximum High Level Output Current

-7.8mA

Maximum Operating Temperature

85°C

Maximum Low Level Output Current

7.8mA

Width

7.5 mm

Series

74HC

Length

13.1mm

Standards/Approvals

No

Height

2.25mm

Supply Current

70mA

Automotive Standard

No

The 74HC540D/74HC541D are high speed CMOS OCTAL BUS BUFFERs fabricated with silicon gate C2MOS technology. They achieve the high speed operation similar to equivalent LSTTL while maintaining the CMOS low power dissipation. The 74HC540D is an inverting type, and the 74HC541D is a non-inverting type. When either G1 or G2 are high, the terminal outputs are in the high-impedance state. All inputs are equipped with protection circuits against static discharge or transient excess voltage

High speed: tpd = 10 ns (typ.) at VCC = 6.0 V

Low power dissipation: ICC = 4.0 μA (max) at Ta = 25 

Balanced propagation delays: tPLH ≈ tPHL

Wide operating voltage range: VCC(opr) = 2.0 V to 6.0 V

Related links