Alliance Memory AS4C4M32S-7BCN, SDRAM 128Mbit Surface Mount, 133MHz, 90-Pin TFBGA

Technical Reference
Legislation and Compliance
RoHS Certificate of Compliance
COO (Country of Origin): TW
Product Details

Synchronous DRAM, Alliance Memory

Attribute Value
Memory Size 128Mbit
Organisation 4M x 32 bit
Data Rate 133MHz
Data Bus Width 32bit
Number of Bits per Word 32bit
Maximum Random Access Time 5.4ns
Number of Words 1M
Mounting Type Surface Mount
Package Type TFBGA
Pin Count 90
Dimensions 8.1 x 13.1 x 0.79mm
Height 0.79mm
Length 8.1mm
Width 13.1mm
Minimum Operating Supply Voltage 3 V
Minimum Operating Temperature -40 °C
Maximum Operating Supply Voltage 3.6 V
Maximum Operating Temperature +85 °C
Available to back order for despatch 18/02/2020
Price Each (In a Tray of 190)
£ 2.006
(exc. VAT)
£ 2.407
(inc. VAT)
Per unit
Per Tray*
190 +
*price indicative
Related Products
ISSI SDR SDRAM range offers synchronous interface with ...
ISSI SDR SDRAM range offers synchronous interface with programmable CAS Latency (2/3 clocks). High speed data transfer is achieved using the pipeline process and the Synchronous DRAM SDR series offer burst read/write and burst read/single write making them ideally for use in computers applications. ISSI’s SDR SDRAM devices come in ...
This is a 1Gb Low Power DDR SDRAM organized as 16M words x 4 banks x 16bits. Power supply VDD = 1.7V∼1.95V、VDDQ = 1.7V∼1.95VData width: x16Burst Type: Sequential or Interleave、Clock rate : 166MHz, 200MHz Standard Self Refresh Mode PASR、ATCSR、Power Down Mode、DPDProgrammable output buffer driver strength Four internal banks for concurrent ...
The W9751G6KB is a 512M bits DDR2 SDRAM, ...
The W9751G6KB is a 512M bits DDR2 SDRAM, and speed involving -18, 18I, -25, 25L, 25I and -3. Double Data Rate architecture: two data transfers per clock cycle CAS Latency: 3, 4, 5, 6 and 7Burst Length: 4 and 8Bi-directional, differential data strobes (DQS and /DQS ) are transmitted / ...
W9464G6KH is a 64M DDR SDRAM and speed involving -5 and -5I. 2.5V ±0.2V Power Supply for DDR400Up to 200 MHz Clock Frequency Double Data Rate architecture, two data transfers per clock cycle Differential clock inputs (CLK and /CLK)DQS is edge-aligned with data for Read, center-aligned with data for Write ...