ON Semiconductor MC100EPT26DTG, Logic Level Translator, Translator, TTL, 8-Pin TSSOP

Technical Reference
Legislation and Compliance
RoHS Certificate of Compliance
Product Details

The MC100EPT26 is a 1:2 Fanout Differential LVPECL to LVTTL translator. Because LVPECL (Positive ECL) levels are used only +3.3V and ground are required. The small outline 8-lead SOIC package and the 1:2 fanout design of the EPT26 makes it ideal for applications which require the low skew duplication of a signal in a tightly packed PC board. The VBB output allows the EPT26 to be used in a single-ended input mode. In this mode the VBB output is tied to the D0bar input for a non-inverting buffer or the D0 input for an inverting buffer. If used, the VBB pin should be bypassed to ground via a 0.01 uF capacitor.

1.4ns Typical Propagation Delay
Maximum Frequency > 275 MHz Typical
The 100 Series Contains Temperature Compensation
Operating Range: VCC = 3.0 V to 3.6 V with GND = 0 V
Open Input Default State
Safety Clamp on Inputs
24mA TTL outputs
Q Outputs will default LOW with inputs open or at VEE VBB Output

LVDS Communication

Low Voltage Differential Signaling, or LVDS, is an electrical signaling system that can run at very high speeds over cheap, twisted-pair copper cables.

Applications: Firewire, SATA, SCSI

Specifications
Attribute Value
Logic Function Translator
Maximum High Level Output Current -3mA
Maximum Low Level Output Current 24mA
Output Type TTL
Maximum Propagation Delay Time @ Maximum CL 4.1 ns @ 20 pF
Mounting Type Surface Mount
Package Type TSSOP
Pin Count 8
Dimensions 3.1 x 3.1 x 1.95mm
Height 1.95mm
Length 3.1mm
Maximum Operating Supply Voltage 3.6 V
Width 3.1mm
Minimum Operating Supply Voltage 3.6 V
Maximum Operating Temperature +85 °C
Propagation Delay Test Condition 20pF
Minimum Operating Temperature -40 °C
127 In stock - FREE next working day delivery available
Price Each
£ 6.66
(exc. VAT)
£ 7.99
(inc. VAT)
Units
Per unit
1 - 4
£6.66
5 - 9
£5.49
10 - 24
£4.90
25 - 49
£4.18
50 +
£3.88
Packaging Options:
Related Products
High Speed Low-Voltage CMOS Technology logic Operating voltage ...
Description:
High Speed Low-Voltage CMOS Technology logic Operating voltage 1.2 to 3.6V with 5V tolerant inputs/outputs Bus Hold feature on inputs eliminates need for large pull-ups Compatibility: Input LVTTL/TTL, Output LVCMOS. 74LVCH Family. 74LVCH Family.
Atch Storage of Code Blanking Input Readout Blanking ...
Description:
Atch Storage of Code Blanking Input Readout Blanking on All Illegal Input Combinations Direct LED (Common Anode or Cathode) Driving Capability Supply Voltage Range = 3.0 V to 18 VCapable of Driving Two Low-power TTL Loads, One Low-power Schottky TTL Load or Two HTL Loads Over the Rated Temperature Range ...
The MC14049B Hex Inverter/Buffer and MC14050B Noninverting Hex ...
Description:
The MC14049B Hex Inverter/Buffer and MC14050B Noninverting Hex Buffer are constructed with MOS P-Channel and N-Channel enhancement mode devices in a single monolithic structure. These complementary MOS devices find primary use where low power dissipation and/or high noise immunity is desired. These devices provide logic level conversion using only one ...
The LVX08 contains four 2-input AND gates. The ...
Description:
The LVX08 contains four 2-input AND gates. The inputs tolerate voltages up to 7V allowing the interface of 5V systems to 3V systems. Input voltage level translation from 5V to 3VIdeal for low power/low noise 3.3V applications Guaranteed simultaneous switching noise level and dynamic threshold performance ApplicationsThis product is general ...