Nexperia 74LVC1G08GW,125 2-Input AND Logic Gate, 5-Pin TSSOP

  • RS Stock No. 510-201
  • Mfr. Part No. 74LVC1G08GW,125
  • Brand Nexperia
Technical Reference
Legislation and Compliance
RoHS Certificate of Compliance
Product Details

74LVC1G/74LVC2G Family

Low-Voltage CMOS logic
Single gate package
Operating Voltage: 1.65 to 5.5 V
Compatibility: Input LVTTL/TTL, Output LVCMOS

74LVC Family

Specifications
Attribute Value
Logic Function AND
Mounting Type Surface Mount
Number of Elements 1
Number of Inputs per Gate 2
Schmitt Trigger Input No
Package Type TSSOP
Pin Count 5
Logic Family LVC
Maximum Operating Supply Voltage 5.5 V
Maximum High Level Output Current -32mA
Minimum Operating Supply Voltage 1.65 V
Maximum Low Level Output Current 32mA
Length 2.25mm
Minimum Operating Temperature -40 °C
Dimensions 2.25 x 1.35 x 1mm
Height 1mm
Maximum Operating Temperature +125 °C
Propagation Delay Test Condition 50pF
Width 1.35mm
2450 In stock - FREE next working day delivery available
Price Each (In a Pack of 50)
£ 0.106
(exc. VAT)
£ 0.127
(inc. VAT)
Units
Per unit
Per Pack*
50 - 200
£0.106
£5.30
250 - 450
£0.099
£4.95
500 - 1200
£0.094
£4.70
1250 - 2450
£0.089
£4.45
2500 +
£0.085
£4.25
*price indicative
Related Products
The TC7SZ/WZ/PZ Toshiba SHS series is a family ...
Description:
The TC7SZ/WZ/PZ Toshiba SHS series is a family of Low-voltage One-Gate CMOS (L-MOS) logic devices. • 1.8 - 5.5V operation. L-MOS SHS Series, Low Voltage, Toshiba. L-MOS Family Logic ICs.
Low-Voltage CMOS logic Single gate package Operating Voltage: ...
Description:
Low-Voltage CMOS logic Single gate package Operating Voltage: 1.65 to 5.5 VCompatibility: Input LVTTL/TTL, Output LVCMOS. 74LVC Family Logic Gates. 74LVC Family.
The 74LVC00A provides four 2-input NAND gates. Schmitt ...
Description:
The 74LVC00A provides four 2-input NAND gates. Schmitt trigger action at all inputs makes the circuit tolerant of slower input rise and fall times. Inputs can be driven from either 3.3 V or 5 V devices. This feature allows the use of these devices as translators in mixed 3.3 V ...
The 74LVC125A consists of four non-inverting buffers/line drivers ...
Description:
The 74LVC125A consists of four non-inverting buffers/line drivers with 3-state outputs (n Y) that are controlled by the output enable input (n OE). A HIGH at n OE causes the outputs to assume a high-impedance OFF-state. Inputs can be driven from either 3.3 V or 5 V devices. When disabled, ...