Nexperia 74HCT573PW,112 8bit-Bit Latch, Transparent D Type, 3 State, 20-Pin TSSOP

  • RS Stock No. 781-2901
  • Mfr. Part No. 74HCT573PW,112
  • Brand Nexperia
Technical Reference
Legislation and Compliance
RoHS Certificate of Compliance
Product Details

74HCT Family Flip-Flops & Latches, Nexperia

High-Speed CMOS Logic
Operating Voltage 4.5 to 5.5 V
Compatibility: Input TTL, Output CMOS

74HCT Family

Specifications
Attribute Value
Logic Family 74HCT
Latch Mode Transparent
Latching Element D Type
Number of Bits 8bit
Output Type 3 State
Polarity Non-Inverting
Mounting Type Surface Mount
Package Type TSSOP
Pin Count 20
Dimensions 6.6 x 4.5 x 0.95mm
Height 0.95mm
Length 6.6mm
Minimum Operating Supply Voltage 4.5 V
Width 4.5mm
Maximum Operating Supply Voltage 5.5 V
Maximum Operating Temperature +125 °C
Minimum Operating Temperature -40 °C
2000 In stock for FREE next working day delivery
Price Each (In a Pack of 25)
£ 0.276
(exc. VAT)
£ 0.331
(inc. VAT)
Units
Per unit
Per Pack*
25 - 25
£0.276
£6.90
50 - 100
£0.115
£2.875
125 - 225
£0.10
£2.50
250 - 475
£0.098
£2.45
500 +
£0.097
£2.425
*price indicative
Packaging Options:
Related Products
High-Speed CMOS Logic Operating Voltage: 2 to 6 ...
Description:
High-Speed CMOS Logic Operating Voltage: 2 to 6 VCompatibility: Input CMOS, Output CMOS.
High-Speed CMOS Logic Operating Voltage 4.5 to 5.5 ...
Description:
High-Speed CMOS Logic Operating Voltage 4.5 to 5.5 VCompatibility: Input TTL, Output CMOS.
A range of NXP Flip-Flops and Latches from ...
Description:
A range of NXP Flip-Flops and Latches from the 74HC Family of CMOS Logic ICs. The 74HC Family use silicon gate CMOS technology to achieve operating speeds similar to the LSTTL family but with the low power consumption of standard CMOS integrated circuits. High-Speed CMOS Logic Operating Voltage: 2 to ...
The 74HC74 and 74HCT74 are dual positive edge ...
Description:
The 74HC74 and 74HCT74 are dual positive edge triggered D-type flip-flop. They have individual data (n D), clock (n CP), set (n SD) and reset (n RD) inputs, and complementary nQ and nQ outputs. Data at the nD-input, that meets the set-up and hold time requirements on the LOW-to-HIGH clock ...