Toshiba TC74HC573AP(F) 8bit-Bit Latch, Transparent D Type, 3 State, 20-Pin PDIP

  • RS Stock No. 540-0051
  • Mfr. Part No. TC74HC573AP(F)
  • Brand Toshiba
Technical Reference
Legislation and Compliance
RoHS Certificate of Compliance
COO (Country of Origin): JP
Product Details

TC74HC Series, Toshiba

High-Speed CMOS Logic
Operating Voltage: 2 to 6 V
Compatibility: Input CMOS, Output CMOS

74HC Family

Specifications
Attribute Value
Logic Family HC
Latch Mode Transparent
Latching Element D Type
Number of Bits 8bit
Output Type 3 State
Polarity Non-Inverting
Mounting Type Through Hole
Package Type PDIP
Pin Count 20
Dimensions 24.6 x 6.4 x 3.5mm
Height 3.5mm
Length 24.6mm
Minimum Operating Supply Voltage 2 V
Width 6.4mm
Maximum Operating Temperature +85 °C
Maximum Operating Supply Voltage 6 V
Minimum Operating Temperature -40 °C
70 In stock for delivery within 5 working days
Price Each (In a Pack of 5)
£ 0.836
(exc. VAT)
£ 1.003
(inc. VAT)
Units
Per unit
Per Pack*
5 - 120
£0.836
£4.18
125 - 495
£0.528
£2.64
500 - 1245
£0.514
£2.57
1250 - 2495
£0.50
£2.50
2500 +
£0.488
£2.44
*price indicative
Related Products
Texas Instruments range of Flip-Flops and Latches from ...
Description:
Texas Instruments range of Flip-Flops and Latches from the 4000 Series CMOS Logic Family. CMOS Family devices Wide operating voltage range: 3 to 18V.
Advanced High-Speed CMOS, TTL logic Operating voltage: 4.5 ...
Description:
Advanced High-Speed CMOS, TTL logic Operating voltage: 4.5 to 5.5Compatibility: Input TTL, Output TTLESD protection exceeds JESD 22Latch-up performance exceeds 250 mA per JESD 17.
High Speed Low-Voltage Bi CMOS logic Operating Voltage: ...
Description:
High Speed Low-Voltage Bi CMOS logic Operating Voltage: 2.7 to 3.6Bus Hold feature on inputs eliminates need for large pull-ups Compatibility: Input LVTTL/TTL, Output LVTTL.
The MC14043B and MC14044B quad R-S latches are ...
Description:
The MC14043B and MC14044B quad R-S latches are constructed with MOS P-channel and N-channel enhancement mode devices in a single monolithic structure. Each latch has an independent Q output and set and reset inputs. The Q outputs are gated through three-state buffers having a common enable input. The outputs are ...