Nexperia 74HC373PW,112 8bit-Bit Latch, Transparent D Type, 3 State, 20-Pin TSSOP

  • RS Stock No. 146-0372
  • Mfr. Part No. 74HC373PW,112
  • Brand Nexperia
Technical Reference
Legislation and Compliance
RoHS Certificate of Compliance
COO (Country of Origin): PH
Product Details

74HC Family Flip-Flops & Latches, Nexperia

A range of NXP Flip-Flops and Latches from the 74HC Family of CMOS Logic ICs. The 74HC Family use silicon gate CMOS technology to achieve operating speeds similar to the LSTTL family but with the low power consumption of standard CMOS integrated circuits.

High-Speed CMOS Logic
Operating Voltage: 2 to 6 V
Compatibility: Input CMOS, Output CMOS

74HC Family

Specifications
Attribute Value
Logic Family 74HC
Latch Mode Transparent
Latching Element D Type
Number of Bits 8bit
Output Type 3 State
Polarity Non-Inverting
Mounting Type Surface Mount
Package Type TSSOP
Pin Count 20
Dimensions 6.6 x 4.5 x 0.95mm
Height 0.95mm
Length 6.6mm
Maximum Operating Temperature +125 °C
Maximum Operating Supply Voltage 6 V
Minimum Operating Temperature -40 °C
Width 4.5mm
Minimum Operating Supply Voltage 2 V
1650 In stock - FREE next working day delivery available
Price Each (In a Tube of 75)
£ 0.283
(exc. VAT)
£ 0.34
(inc. VAT)
Units
Per unit
Per Tube*
75 +
£0.283
£21.225
*price indicative
Related Products
High-Speed CMOS Logic Operating Voltage: 2 to 6 ...
Description:
High-Speed CMOS Logic Operating Voltage: 2 to 6 VCompatibility: Input CMOS, Output CMOS.
High-Speed CMOS Logic Operating Voltage 4.5 to 5.5 ...
Description:
High-Speed CMOS Logic Operating Voltage 4.5 to 5.5 VCompatibility: Input TTL, Output CMOS.
High-Speed CMOS Logic Operating Voltage 4.5 to 5.5 ...
Description:
High-Speed CMOS Logic Operating Voltage 4.5 to 5.5 VCompatibility: Input TTL, Output CMOS.
The 74HC74 and 74HCT74 are dual positive edge ...
Description:
The 74HC74 and 74HCT74 are dual positive edge triggered D-type flip-flop. They have individual data (n D), clock (n CP), set (n SD) and reset (n RD) inputs, and complementary nQ and nQ outputs. Data at the nD-input, that meets the set-up and hold time requirements on the LOW-to-HIGH clock ...