Lattice Semiconductor iCE40LP1K-BLINK-EVN iCEblink40 Evaluation Kit iCEblink40-LP1K

Technical Reference
Legislation and Compliance
RoHS Certificate of Compliance
Product Details

Lattice iCEblink40-LP1K Evaluation Kit

A low-cost platform for evaluating and developing with the low-power iCE40LP1K FPGA. The board provides access to general-purpose I/O and includes capacitive-touch buttons and LEDs. The board is powered and programmed via USB. An on-board microcontroller enables 2-way communication with the iCE40LP1K FPGA. The free iCEcube2™ development tool controls programming, accesses virtual I/O functions and runs the included demos. The tools can be downloaded from the Lattice website.

Low-power, small-footprint iCE40LP1K FPGA in 84-pin QFNS package
USB programming, debugging, virtual I/O functions, and power supply
4 x User LEDs
4 x Capacitive-touch buttons
3.3MHz clock source
1Mbit SPI serial configuration PROM
Supported by Lattice iCEcube2 design software
63 x LVCMOS/LVTTL (3.3V) digital I/O connections on 0.1in through-hole connections
Supports third-party I/O expansion boards and modules, including 3.3V Arduino Shield boards (requires additional sockets, not supplied)

Supplied with

USB cable for power & programming, QuickStart Guide

An FPGA is a semiconductor device consisting of a matrix of Configurable Logic Blocks (CLBs) connected through programmable interconnects. The user determines these interconnections by programming SRAM. A CLB can be simple (AND, OR gates, etc) or complex (a block of RAM). The FPGA allows changes to be made to a design even after the device is soldered into a PCB.

Specifications
Attribute Value
Programmable Logic Technology FPGA
Kit Classification Evaluation Kit
Featured Device ICEblink40-LP1K
Kit Name ICEblink40
Available to back order for despatch 24/02/2021
Price Each
£ 120.00
(exc. VAT)
£ 144.00
(inc. VAT)
Units
Per unit
1 +
£120.00
Related Products
PLL click is a frequency multiplier which uses ...
Description:
PLL click is a frequency multiplier which uses the Phase-Locked Loop (PLL) techniques to provide a high-frequency clock output from a cheap, standard fundamental mode crystal oscillator. In addition to this, PLL click also offers a choice between nine different multiplication factors, programmed via states of the two input pins. ...
Full support for Vivado and Petalinux design environments667 ...
Description:
Full support for Vivado and Petalinux design environments667 MHz Cortex-A9 processor with tightly integrated Xilinx FPGA (option between Dual Core and Single Core options)512 MB DDR3 memory Arduino shield and Pmod connectors for add-on hardware devices USB and Ethernet connectivity Large array of general purpose input/output ports for any number ...
ATtiny3217 microcontroller One mechanical reset button One mechanical ...
Description:
ATtiny3217 microcontroller One mechanical reset button One mechanical user push button — Wake-up, bootloader entry or general purpose One yellow user LED32.768k Hz crystal Two capacitive touch buttons Two Xplained Pro extension headers Connector for external debuggers Embedded Debugger Auto-ID for board identification in Atmel Studio One yellow status LEDOne ...
The Easy PIC PRO development board supports the ...
Description:
The Easy PIC PRO development board supports the Microchip 18F/LF microcontroller range. The on-board mikro Prog programmer and mikro ICD in-circuit debugger support over 100 microcontroller devices. They feature fast, enhanced programming and a comprehensive set of debugging instructions. Different microcontrollers are supported using special 104-pin plug-in MCU cards8kbit serial ...