Lattice Semiconductor iCE40LP1K-BLINK-EVN iCEblink40 Evaluation Kit iCEblink40-LP1K

Technical Reference
Legislation and Compliance
RoHS Certificate of Compliance
Product Details

Lattice iCEblink40-LP1K Evaluation Kit

A low-cost platform for evaluating and developing with the low-power iCE40LP1K FPGA. The board provides access to general-purpose I/O and includes capacitive-touch buttons and LEDs. The board is powered and programmed via USB. An on-board microcontroller enables 2-way communication with the iCE40LP1K FPGA. The free iCEcube2™ development tool controls programming, accesses virtual I/O functions and runs the included demos. The tools can be downloaded from the Lattice website.

Low-power, small-footprint iCE40LP1K FPGA in 84-pin QFNS package
USB programming, debugging, virtual I/O functions, and power supply
4 x User LEDs
4 x Capacitive-touch buttons
3.3MHz clock source
1Mbit SPI serial configuration PROM
Supported by Lattice iCEcube2 design software
63 x LVCMOS/LVTTL (3.3V) digital I/O connections on 0.1in through-hole connections
Supports third-party I/O expansion boards and modules, including 3.3V Arduino Shield boards (requires additional sockets, not supplied)

Supplied with

USB cable for power & programming, QuickStart Guide

An FPGA is a semiconductor device consisting of a matrix of Configurable Logic Blocks (CLBs) connected through programmable interconnects. The user determines these interconnections by programming SRAM. A CLB can be simple (AND, OR gates, etc) or complex (a block of RAM). The FPGA allows changes to be made to a design even after the device is soldered into a PCB.

Specifications
Attribute Value
Programmable Logic Technology FPGA
Kit Classification Evaluation Kit
Featured Device ICEblink40-LP1K
Kit Name ICEblink40
Available to back order for despatch 22/02/2021
Price Each
£ 120.00
(exc. VAT)
£ 144.00
(inc. VAT)
Units
Per unit
1 +
£120.00
Related Products
PLL click is a frequency multiplier which uses ...
Description:
PLL click is a frequency multiplier which uses the Phase-Locked Loop (PLL) techniques to provide a high-frequency clock output from a cheap, standard fundamental mode crystal oscillator. In addition to this, PLL click also offers a choice between nine different multiplication factors, programmed via states of the two input pins. ...
USB Type-C and USB-PD Support Supports USB PD3.0 ...
Description:
USB Type-C and USB-PD Support Supports USB PD3.0 Version 1.1 Spec including Programmable Power Supply Mode Configurable resistor RDSupports one USB Type-C port Legacy Charging Sink Block Supports Apple charging 2.4A, USB BC 1.2Integrates all required terminations on D+/D- lines System-Level Fault Protection VBUS to CC Short Protection On-chip overvoltage ...
Full support for Vivado and Petalinux design environments667 ...
Description:
Full support for Vivado and Petalinux design environments667 MHz Cortex-A9 processor with tightly integrated Xilinx FPGA (option between Dual Core and Single Core options)512 MB DDR3 memory Arduino shield and Pmod connectors for add-on hardware devices USB and Ethernet connectivity Large array of general purpose input/output ports for any number ...
PIC16F15376 Curiosity Nano Evaluation Kit. PIC16F15376 microcontroller One ...
Description:
PIC16F15376 Curiosity Nano Evaluation Kit. PIC16F15376 microcontroller One mechanical user switch One yellow user LEDOn-board debugger Board identification in Microchip MPLAB XOne green power and status LEDProgramming and debugging Virtual COM port (CDC)One logic analyzer channel (DGI GPIO)USB powered Adjustable target voltage MIC5353 LDO regulator controlled by the on-board debugger2.3 ...