Nexperia 74HCT245D,653 18 Bus Transceiver Bus Transceiver, 20-Pin SOIC

  • RS Stock No. 170-7986
  • Mfr. Part No. 74HCT245D,653
  • Brand Nexperia
Technical Reference
Legislation and Compliance
RoHS Certificate of Compliance
Product Details

74HCT Family Bus Transceivers, Nexperia

High-Speed CMOS Logic
Operating Voltage 4.5 to 5.5 V
Compatibility: Input TTL, Output CMOS

The 74HC245, 74HCT245 is an 8-bit transceiver with 3-state outputs. The device features an output enable (OE) and send/receive (DIR) for direction control. A HIGH on OE causes the outputs to assume a high-impedance OFF-state. Inputs include clamp diodes. This enables the use of current limiting resistors to interface inputs to voltages in excess of VCC.

Mixed 5 V and 3.3 V applications
Improve the current drive and voltage level of signals
Improve signal integrity for complex layouts
Wide supply voltage range
Low propagation delay
Registered options
TTL input options
Source termination resistor options
Overvoltage tolerant options
Bus-hold options
Key applications
Telecomunications infrastructure
Industrial control
Test systems

74HCT Family

Specifications
Attribute Value
Logic Family 74HCT
Logic Function Bus Transceiver
Polarity Non-Inverting
Mounting Type Surface Mount
Package Type SO
Pin Count 20
Number of Elements per Chip 18
Maximum Propagation Delay Time @ Maximum CL 33 ns @ 50 pF
Dimensions 13 x 7.6 x 2.45mm
Minimum Operating Supply Voltage 4.5 V
Width 7.6mm
Maximum Operating Temperature +125 °C
Propagation Delay Test Condition 50pF
Height 2.45mm
Maximum Operating Supply Voltage 5.5 V
Length 13mm
Minimum Operating Temperature -40 °C
4000 In stock for FREE next working day delivery
Price Each (On a Reel of 2000)
£ 0.086
(exc. VAT)
£ 0.103
(inc. VAT)
Units
Per unit
Per Reel*
2000 +
£0.086
£172.00
*price indicative
Related Products
The HEF4013B is a dual D-type flip-flop that ...
Description:
The HEF4013B is a dual D-type flip-flop that features independent set-direct input (SD), clear-direct input (CD), clock input (CP) and outputs (Q, Q). Data is accepted when CP is LOW and is transferred to the output on the positive-going edge of the clock. The active HIGH asynchronous CD and SD ...
The 74LVC74A is a dual edge triggered D-type ...
Description:
The 74LVC74A is a dual edge triggered D-type flip-flop with individual data (n D) inputs, clock (n CP) inputs, set (n SD) and (n RD) inputs, and complementary nQ and nQ outputs. The set and reset are asynchronous active LOW inputs and operate independently of the clock input. Information on ...
The 74LVC273 has eight edge-triggered, D-type flip-flops with ...
Description:
The 74LVC273 has eight edge-triggered, D-type flip-flops with individual Dn inputs and Qn outputs. The common clock (CP) and master reset (MR) inputs load and reset (clear) all flip-flops simultaneously. The state of each Dn input, one set-up time before the LOW-to-HIGH clock transition, is transferred to the corresponding output ...
The 74LVC1G175 is a low-power, low-voltage single positive ...
Description:
The 74LVC1G175 is a low-power, low-voltage single positive edge triggered D-type flip-flop with individual data (D) input, clock (CP) input, master reset (MR) input, and Q output. The master reset (MR) is an asynchronous active LOW input and operates independently of the clock input. Information on the data input is ...