SY89833ALMG, Clock Buffer LVDS LVDS, 16-Pin QFN

  • RS Stock No. 177-9801
  • Mfr. Part No. SY89833ALMG
  • Brand Microchip
Technical Reference
Legislation and Compliance
RoHS Certificate of Compliance
COO (Country of Origin): US
Product Details

The SY89833AL is a lower noise version of the SY89833L 3.3V, high-speed 2GHz Low Voltage Differential Swing (LVDS) 1:4 fanout buffer. Within device skew is guaranteed to be less than 20ps over supply voltage and temperature. The differential input buffer has a unique internal termination design that allows access to the termination network through a VT pin. This feature allows the device to easily interface to different logic standards. A VREF-AC reference is included for AC-coupled applications.

Guaranteed AC performance over temperature and voltage:
DC-to >2.0GHz throughput
<470ps propagation delay (IN-to-Q)
<20ps within-device skew
<190ps rise/fall time
Improved ultra-low jitter design:
195fsRMS phase jitter (typ.)
Unique input termination and VT pin accepts DC- and AC-coupled inputs
High-speed LVDS outputs
3.3V power supply operation
Industrial temperature range: -40°C to +85°C
Available in 16-pin (3mm x 3mm) QFN package

Specifications
Attribute Value
Logic Family LVDS
Logic Function Buffer
Input Signal Type Differential
Output Logic Level LVDS
Number of Clock Inputs 1
Operation Mode Differential
Mounting Type Surface Mount
Package Type QFN
Pin Count 16
Dimensions 3 x 3 x 0.8mm
Height 0.8mm
Length 3mm
Maximum Operating Supply Voltage 3.6 V
Maximum Operating Temperature +85 °C
Minimum Operating Supply Voltage 3 V
Width 3mm
Minimum Operating Temperature -40 °C
Available to back order for despatch 05/05/2020
Price Each (In a Pack of 2)
£ 4.49
(exc. VAT)
£ 5.39
(inc. VAT)
Units
Per unit
Per Pack*
2 - 8
£4.49
£8.98
10 - 22
£3.635
£7.27
24 - 98
£3.385
£6.77
100 +
£3.14
£6.28
*price indicative
Packaging Options:
Related Products
Maximum Frequency > 1.2 Ghz Typical Programmable Range: ...
Description:
Maximum Frequency > 1.2 Ghz Typical Programmable Range: 2.2 ns to 12.2 ns10 ps Increments PECL Mode Operating Range: VCC = 3.0 V with VEE = 0 VNECL Mode Operating Range: VCC = 0 V with VEE = -3.0 VOpen Input Default State Safety Clamp on InputsA Logic High on ...
The Silicon Labs Si521xx PCI-Express clock generators feature ...
Description:
The Silicon Labs Si521xx PCI-Express clock generators feature low-power push-pull output buffer technology reducing the external terminating resistors and enabling smaller packaging.To increase performance they support programmable drive strength, rise/fall times, output impedance and down spread spectrum clock generation is also supported.The devices support the standard PCIe HCSL signalling format ...
The PL133-37 is an advanced fanout buffer design ...
Description:
The PL133-37 is an advanced fanout buffer design for high performance, low-power, small form-factor applications. The PL133-37 accepts a LVCMOS or a Sine Wave reference clock input of 1MHz to 150MHz and produces three outputs of the same frequency. Reference clock inputs may be LVCMOS or sine-wave signals (the inputs ...
The MC34063A/E series is a monolithic control circuit ...
Description:
The MC34063A/E series is a monolithic control circuit which delivers the main functions for DC-DC voltage converting. The device contains an internal temperature compensated reference, comparator, duty cycle controlled oscillator with an active current limit circuit, driver and high current output switch. Output voltage is adjustable through two external resistors ...